Multiple timing interval integrated circuit structure

Details Multiple timing interval integrated circuit structure Multiple timing interval integrated circuit structure

1977-03-10

1978-08-15

Smith, Jr., David

Electricity: motive power systems

Automatic and/or with time-delay means

Time or with time-delay means

318DIG2, 318443, H02H 7085

Patent

active

041075889

ABSTRACT:
To provide for multiple timing intervals in an entirely integrated circuit structure without replacement of external circuit components, the integrated circuit includes at least two charge resistors and two discharge resistors, each connected to the timing capacitor, and selectively controllable switches connected to the timing capacitor and to the charge and discharge resistors to interconnect the timing capacitor with respective charge and discharge resistors and the input terminals to the timing circuit, as commanded by the respective switch setting. The switches, preferably, are transistor switches which are externally controllable by enabling respective inputs to the integrated circuit structure.

REFERENCES:
patent: 3293569 (1966-12-01), Englund, Jr. et al.
patent: 3407345 (1968-10-01), Fruehauf et al.
patent: 3578988 (1971-05-01), Slowikowski
patent: 4011927 (1977-03-01), Smith

Affiliated with

Also associated with

Rating

Multiple timing interval integrated circuit structure does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple timing interval integrated circuit structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple timing interval integrated circuit structure will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1438533