Multiple time programmable (MTP) PMOS floating gate-based...

Static information storage and retrieval – Floating gate – Particular connection

Reexamination Certificate

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

C365S185030

Reexamination Certificate

active

07542342

ABSTRACT:
A multiple time programmable (MTP) memory cell, in accordance with an embodiment, includes a floating gate PMOS transistor, a high voltage NMOS transistor, and an n-well capacitor. The floating gate PMOS transistor includes a source that forms a first terminal of the memory cell, a drain and a gate. The high voltage NMOS transistor includes a source connected to ground, an extended drain connected to the drain of the PMOS transistor, and a gate forming a second terminal of the memory cell. The n-well capacitor includes a first terminal connected to the gate of the PMOS transistor, and a second terminal forming a third terminal of the memory cell. The floating gate PMOS transistor can store a logic state. Combinations of voltages can be applied to the first, second and third terminals of the memory cell to program, inhibit program, read and erase the logic state.

REFERENCES:
patent: 6055185 (2000-04-01), Kalnitsky et al.
patent: 6081451 (2000-06-01), Kalnitsky et al.
patent: 6118691 (2000-09-01), Kalnitsky et al.
patent: 6122204 (2000-09-01), Poplevine et al.
patent: 6130840 (2000-10-01), Bergemont et al.
patent: 6137721 (2000-10-01), Kalnitsky et al.
patent: 6137722 (2000-10-01), Kalnitsky et al.
patent: 6137723 (2000-10-01), Kalnitsky et al.
patent: 6137724 (2000-10-01), Kalnitsky et al.
patent: 6141246 (2000-10-01), Derman et al.
patent: 6157574 (2000-12-01), Kalnitsky et al.
patent: 6222764 (2001-04-01), Kelley et al.
patent: 6271560 (2001-08-01), Kalnitsky et al.
patent: 6512691 (2003-01-01), Hsu et al.
patent: 6747890 (2004-06-01), Kirihata et al.
patent: 6812083 (2004-11-01), Shen et al.
patent: 7099192 (2006-08-01), Wang et al.
patent: 7205598 (2007-04-01), Voshell et al.
patent: 7283390 (2007-10-01), Pesavento
patent: 2007/0121381 (2007-05-01), Kalnitsky et al.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multiple time programmable (MTP) PMOS floating gate-based... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple time programmable (MTP) PMOS floating gate-based..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple time programmable (MTP) PMOS floating gate-based... will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-4078719

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.