Electrical computers and digital processing systems: processing – Processing architecture – Array processor
Patent
1998-04-03
2000-06-20
Donaghue, Larry D.
Electrical computers and digital processing systems: processing
Processing architecture
Array processor
712 20, 712 16, 712 43, 712 13, G06F 1500
Patent
active
060790083
ABSTRACT:
A parallel processing system or processor has a computing architecture including a plurality of execution units to repeatedly distribute instruction streams within the processor via corresponding buses, and a series of processing units to access the buses and selectively execute the distributed instruction streams. The execution units each retrieve an instruction stream from an associated memory and place the instruction stream on a corresponding bus, while the processing units individually may select and execute any instruction stream placed on the corresponding buses. The processing units autonomously execute conditional instructions (e.g., IF/ENDIF instructions, conditional looping instructions, etc.), whereby an enable flag within the processing unit is utilized to indicate occurrence of conditions specified within a conditional instruction and control selective execution of instructions in response to occurrence of those conditions. An enable stack is utilized to facilitate processing and execution of nested conditional instructions by storing the states of the enable flag for each nested conditional instruction. The parallel processor may further delay placement of selected instruction streams onto corresponding buses until each processing unit selecting a particular instruction stream enters a state to execute that instruction stream. In addition, each execution unit may cease placing an instruction stream onto a corresponding bus in response to no processing units selecting that instruction stream for execution.
REFERENCES:
patent: 4380046 (1983-04-01), Fung
patent: 4435758 (1984-03-01), Lorie et al.
patent: 4591981 (1986-05-01), Kassabov
patent: 4775952 (1988-10-01), Danielsson et al.
patent: 4907148 (1990-03-01), Morton
patent: 4992933 (1991-02-01), Taylor
patent: 5038282 (1991-08-01), Gilbert et al.
patent: 5045995 (1991-09-01), Levinthal et al.
patent: 5212777 (1993-05-01), Gove et al.
patent: 5418915 (1995-05-01), Matuda et al.
patent: 5430854 (1995-07-01), Sprague et al.
patent: 5522080 (1996-05-01), Harney
patent: 5542074 (1996-07-01), Kim et al.
patent: 5555428 (1996-09-01), Radigan et al.
patent: 5574939 (1996-11-01), Keckler et al.
patent: 5581778 (1996-12-01), Chin et al.
patent: 5765037 (1998-06-01), Morrison et al.
patent: 5822608 (1998-10-01), Dieffenderfer et al.
patent: 5903771 (1999-05-01), Sgro et al.
patent: 5941983 (1999-08-01), Gupta et al.
patent: 5968167 (1999-10-01), Whittaker et al.
Donaghue Larry D.
Patton Electronics Co.
LandOfFree
Multiple thread multiple data predictive coded parallel processi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple thread multiple data predictive coded parallel processi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple thread multiple data predictive coded parallel processi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1864013