Data processing: software development – installation – and managem – Software program development tool – Translation of code
Reexamination Certificate
2005-10-24
2010-06-15
Khatri, Anil (Department: 2191)
Data processing: software development, installation, and managem
Software program development tool
Translation of code
C717S131000, C717S132000
Reexamination Certificate
active
07739673
ABSTRACT:
A method for dynamic recompilation of source software instructions for execution by a target processor, which considers not only the specific source instructions, but also the intent and purpose of the instructions, to translate and optimize a set of equivalent code for the target processor. The dynamic recompiler determines what the source operation code is trying to accomplish and the optimum way of doing it at the target processor, in an “interpolative” and context sensitive fashion. The source instructions are processed in blocks of varying sizes by the dynamic recompiler, which considers the instructions that come before and after a current instruction to determine the most efficient approach out of several available approaches for encoding the operation code for the target processor to perform the equivalent tasks specified by the source instructions. The dynamic compiler comprises a decoding stage, an optimization stage and an encoding stage.
REFERENCES:
patent: 5133072 (1992-07-01), Buzbee
patent: 5193190 (1993-03-01), Janczyn et al.
patent: 5212794 (1993-05-01), Pettis et al.
patent: 5396631 (1995-03-01), Hayashi et al.
patent: 5485601 (1996-01-01), Ching
patent: 5507030 (1996-04-01), Sites
patent: 5551039 (1996-08-01), Weinberg et al.
patent: 5560013 (1996-09-01), Scatzi et al.
patent: 5583983 (1996-12-01), Schmitter
patent: 5724590 (1998-03-01), Goettelmann et al.
patent: 5748878 (1998-05-01), Rees et al.
patent: 5768593 (1998-06-01), Walters et al.
patent: 5828886 (1998-10-01), Hayashi
patent: 5854929 (1998-12-01), Van Praet et al.
patent: 5889997 (1999-03-01), Strunk
patent: 5966537 (1999-10-01), Ravichandran
patent: 6026240 (2000-02-01), Subramanian
patent: 6031992 (2000-02-01), Cmelik et al.
patent: 6035120 (2000-03-01), Ravichandran
patent: 6085029 (2000-07-01), Kolawa et al.
patent: 6115710 (2000-09-01), White
patent: 6161200 (2000-12-01), Rees et al.
patent: 6397379 (2002-05-01), Yates et al.
patent: 6490721 (2002-12-01), Gorshkov et al.
patent: 6519768 (2003-02-01), Hughes et al.
patent: 6526570 (2003-02-01), Click, Jr. et al.
patent: 6532532 (2003-03-01), Eaton et al.
patent: 6564373 (2003-05-01), Hughes et al.
patent: 6658655 (2003-12-01), Hoogerbrugge et al.
patent: 6675374 (2004-01-01), Pieper et al.
patent: 6675375 (2004-01-01), Czajkowski
patent: 6708325 (2004-03-01), Cooke et al.
patent: 6728950 (2004-04-01), Davis et al.
patent: 6751583 (2004-06-01), Clarke et al.
patent: 6760906 (2004-07-01), Odani et al.
patent: 6886091 (2005-04-01), Vissers et al.
patent: 6907598 (2005-06-01), Fraser
patent: 6954923 (2005-10-01), Yates et al.
patent: 7036111 (2006-04-01), Dollin et al.
patent: 7086043 (2006-08-01), Roediger et al.
patent: 7185324 (2007-02-01), Michimoto et al.
patent: 7237231 (2007-06-01), Lambert
patent: 7367012 (2008-04-01), Szpak et al.
patent: 7421681 (2008-09-01), DeWitt et al.
patent: 7526757 (2009-04-01), Levine et al.
patent: 7536675 (2009-05-01), Gallagher
patent: 7568189 (2009-07-01), Suba et al.
patent: 2002/0166112 (2002-11-01), Martin et al.
patent: 2004/0205728 (2004-10-01), Hanson
Gauthier et al, “Automatic generation and targeting of application specific operating systems and embedded systems software”, IEEE, pp. 679-685, 2001.
Hsieh et al, “Microprossor power analysis by labeled simulation”, IEEE, pp. 182-189, 2001.
Ho et al, “Architecture validation for processors”, ACM ICSA, pp. 404-413, 1995.
Cong et al, “Application specific instruction generation for configurable processor architecture”, ACM FPGA, pp. 183-189, 2004.
Joel Auslander, Fast, Effective Dynamic Compilation, 1996, ACM Press, pp. 149-159.
Williams, Compiler technology tracks advances in CPU architecture, Penton's Embedded Systems Development, Aug. 1999. vol. 2, Iss. 8; p. 42 (4 pages).
Ohr, Development tools targer hand-coding, Electronic Engineering Times. Manhasset: Apr. 20, 1998. p. 91 (4 pages).
Lee, Java execution a hot topic, Electronic News. New York: Apr. 6, 1998. vol. 44, Iss. 2213; p. 32 (1 page).
Leupers et al., Instruction-set modelling for ASIP code generation, IEEE, Jan. 3-6, 1996 pp. 77-80.
Wess, Automatic instruction code generation based on trellis diagrams, IEEE, May 3-6, 1992 pp. 645-648 vol. 2.
Liem et al., Industrial experience using rule-driven retargetable code generation for multimedia applications. IEEE, Sep. 13-15, 1995 pp. 60-65.
Kreuzer et al., A retargetable optimizing code generator for digital signal processors, IEEE, May 12-15, 1996 pp. 257-260 vol. 2.
Khatri Anil
Lerner David Littenberg Krumholz & Mentlik LLP
Sony Computer Entertainment Inc.
LandOfFree
Multiple stage program recompiler using information flow... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple stage program recompiler using information flow..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple stage program recompiler using information flow... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4230560