Multiple reference phase locked loop

Details Multiple reference phase locked loop Multiple reference phase locked loop

2011-03-08

2011-03-08

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synchronizing

C327S156000

Reexamination Certificate

active

07902886

ABSTRACT:
A multi reference phase locked loop (MPLL) generates a high speed clock frequency and phase locks it to a lowest common reference frequency derived from a selected one of at least two reference clocks. One of the reference clocks is a system reference clock in a FBDIMM system, another may be a forwarded clock in an AMB2. A prescaler reduces the frequency of at least the forwarded clock to the lowest common reference frequency which is the frequency of the system reference clock. A PLL at the core of the MPLL may be locked to the forwarded clock or the system reference clock for generating a high speed clock. A feedback divider generates the feedback clock for the PLL as well as other clocks required in the system. Furthermore, the MPLL provides a number of clocking modes, including modes to facilitate testing and powering down of sections of the circuitry for conserving power.

REFERENCES:
patent: 4509043 (1985-04-01), Mossaides
patent: 4654720 (1987-03-01), Tozawa
patent: 4907075 (1990-03-01), Braudaway
patent: 5119186 (1992-06-01), Deacon
patent: 5181014 (1993-01-01), Dalrymple
patent: 5418895 (1995-05-01), Lee
patent: 5696539 (1997-12-01), Welti
patent: 5748569 (1998-05-01), Teodorescu et al.
patent: 5909149 (1999-06-01), Bath et al.
patent: 6084479 (2000-07-01), Duffy et al.
patent: 6489852 (2002-12-01), Beaulieu
patent: 6653874 (2003-11-01), Ishikawa
patent: 6661293 (2003-12-01), Paananen
patent: 6968027 (2005-11-01), Fukuhara
patent: 7064617 (2006-06-01), Hein et al.
patent: 7088155 (2006-08-01), Takahashi
patent: 7155191 (2006-12-01), Wego et al.
patent: 7436227 (2008-10-01), Thomsen et al.
patent: 7642827 (2010-01-01), Kwak
patent: 2008/0007365 (2008-01-01), Venuti et al.
patent: 2008/0100354 (2008-05-01), Lee
patent: 2009/0295441 (2009-12-01), Kwak
patent: 2009/0295442 (2009-12-01), Kwak
JEDEC Standard Proposal, FB-DIMM Draft Specification: Architecture and Protocol Mar. 2005.

Affiliated with

Also associated with

Rating

Multiple reference phase locked loop does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple reference phase locked loop, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple reference phase locked loop will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2647303