Multiple redundancy loop bubble domain memory

Details Multiple redundancy loop bubble domain memory Multiple redundancy loop bubble domain memory

1976-07-26

1978-06-20

Moffitt, James W.

Static information storage and retrieval

Magnetic bubbles

365 15, G11C 1908

Patent

active

040965805

ABSTRACT:
This invention relates to an improved network and technique for correcting bubble domain memories of the major/minor loop type. In particular, a selectively insertable correction loop can be provided in a major loop path to insert or remove blank bits so that the effect of defective minor loops can be overcome. The correction networks include propagation loops formed of conventional magnetic bubble domain device elements and a conductor which is selectively alterable to provide a bypass or insertion mode of operation for the correction loop relative to the major loop.

REFERENCES:
patent: 3921156 (1975-11-01), Yoshimi
patent: 3990058 (1976-11-01), Archer et al.
patent: 4001673 (1977-01-01), Barrett et al.
IEEE Transactions on Magnetics - vol. Mag-10; Sep. 1974, pp. 856-859.
IBM Technical Disclosure Bulletin - vol. 16, No. 6, Nov. 1973, pp. 1807-1808.

Affiliated with

Also associated with

Rating

Multiple redundancy loop bubble domain memory does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple redundancy loop bubble domain memory, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple redundancy loop bubble domain memory will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1138752