Multiple processor communications system

Details Multiple processor communications system Multiple processor communications system

1988-04-11

1990-03-27

MacDonald, Allen

Boots, shoes, and leggings

364140, G06F 1516

Patent

active

049126237

ABSTRACT:
A multiple processor communications system including a control processor and a scan processor having its own program counter enabling the efficient execution of subroutines. The scan processor directly accesses a compiled user memory which contains its operating program and also directly accesses the image memory which contains the input and output data to perform the computations required by the program. The system includes error codes for distinguishing various error conditions including collision error conditions indicating illegal commands to the scan processor when it is scanning and parity errors in the compiled user memory and in the image memory.

REFERENCES:
patent: 3689895 (1972-09-01), Kitamura
patent: 4118789 (1978-10-01), Casto et al.
patent: 4165534 (1979-08-01), Dummermuth et al.
patent: 4200915 (1980-04-01), Struger et al.
patent: 4215397 (1980-07-01), Hom
patent: 4646289 (1987-02-01), Tsiakas et al.
patent: 4716541 (1987-12-01), Quatse

Affiliated with

Also associated with

Rating

Multiple processor communications system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple processor communications system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple processor communications system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1655634