Multiple port memory array device including improved timing and

Details Multiple port memory array device including improved timing and Multiple port memory array device including improved timing and

1986-05-19

1988-05-03

Moffitt, James W.

Static information storage and retrieval

Addressing

G11C 800

Patent

active

047424931

ABSTRACT:
An integrated circuit device which includes a memory array comprising a plurality of respective memory locations for storing binary data, each respective memory location corresponding to a respective combination of binary address signals, the device further comprising: at least two respective ports for receiving respective combinations of binary address signals corresponding to respective locations of said memory array; transition detection and signal providing circuitry for detecting a change in a respective binary address signal combination received by either a first or second of the at least two ports and for providing a first transition signal in response to a change in a respective first combination of binary address signals received by the first port and for providing a second respective transition signal in response to a change in a respective second combination of binary address signals received by the second port; and contention detection and signal providing means for receiving the first and the second transition signals and for detecting a match in the first and second combinations of binary address signals and for providing a respective first status signal in an inactive state in response to the first transition signal and for providing a respective second status signal in an inactive state in response to the second transition signal.

REFERENCES:
patent: 4580245 (1986-04-01), Ziegler et al.
patent: 4627030 (1986-12-01), Barber
patent: 4636991 (1987-01-01), Flannagan et al.

Affiliated with

Also associated with

Rating

Multiple port memory array device including improved timing and does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple port memory array device including improved timing and , we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple port memory array device including improved timing and will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1510885