Semiconductor device manufacturing: process – With measuring or testing
Reexamination Certificate
2008-07-08
2008-07-08
Lebentritt, Michael S. (Department: 2812)
Semiconductor device manufacturing: process
With measuring or testing
Reexamination Certificate
active
07396693
ABSTRACT:
A method for testing a semiconductor wafer using an in-line process control, e.g., within one or more manufacturing processes in a wafer fabrication facility and/or test/sort operation. The method includes transferring a semiconductor wafer to a test station. The method includes applying an operating voltage on a gate of a test pattern on a semiconductor wafer using one or more probing devices. The method includes measuring a first leakage current associated with the operating voltage. If the measured first current is higher than a first predetermined amount, the device is an initial failure. If the measured first current is below the first predetermined amount, the device is subjected to a second voltage. The method includes applying the second voltage on the gate of the test pattern on the semiconductor wafer and measuring a second leakage current associated with the second voltage. If the second measured leakage current is higher than a second predetermined amount, the device is an extrinsic failure. If the second measured leakage current is below the second predetermined amount, the device a good device. The method provides a way to monitor gate oxide integrity and/or process stability using extrinsic measurements according to a specific embodiment. The method includes determining a breakdown voltage associated with the second measured leakage value. In a preferred embodiment, the second measured leakage current is characterized as extrinsic information and the breakdown voltage is characterized as intrinsic information.
REFERENCES:
patent: 6414508 (2002-07-01), London
patent: 6927591 (2005-08-01), McCord
patent: 7127690 (2006-10-01), Gattiker et al.
patent: 2003/0076125 (2003-04-01), McCord
patent: 2005/0125711 (2005-06-01), Gattiker et al.
patent: 2006/0234401 (2006-10-01), Slisher et al.
patent: 2007/0059850 (2007-03-01), Zhao et al.
patent: 2007/0059851 (2007-03-01), Zhao et al.
Chien W. T. Kary
Gong Excimer
Tseng Summer
Zhao Atman
Lebentritt Michael S.
Semiconductor Manufacturing International (Shanghai) Corporation
Stevenson Andre′
Townsend and Townsend / and Crew LLP
LandOfFree
Multiple point gate oxide integrity test method and system... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple point gate oxide integrity test method and system..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple point gate oxide integrity test method and system... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2747305