Electrical transmission or interconnection systems – Nonlinear reactor systems – Parametrons
Patent
1984-10-25
1987-02-10
Miller, Stanley D.
Electrical transmission or interconnection systems
Nonlinear reactor systems
Parametrons
307200B, 307269, 307443, 307453, 307481, 307482, H03K 1706, H03K 17693
Patent
active
046424920
ABSTRACT:
A clock buffer circuit for multiple phase complementary clocking signals that receives a plurality of corresponding enabling signals and generates a like plurality of clock signals in response thereto. Each clocking signal is generated by a buffer module including a resistor, a pull-up transistor and a pull-down transistor, which are connected in series between a positive power supply and ground, with the clocking signal being taken from the node between the pull-up and pull-down transistors. In each module, before the clocking signal shifts from a low state to a high, the pull-down transistor is on so that the clocking signal is at a low state. The pull-up transistor in each module is controlled by the corresponding enabling signal and is enabled to begin conducting at the time that the clocking signal is to shift to a high state. The resistor keeps the pull-up transistor in its linear, non-saturated operating regions, which results in an increase in the intrinsic capacitance in the pull-up transistor from the saturated condition. After the pull-up transistor is turned on, allowing the intrinsic capacitance of the pull-up transistor to charge, the pull-down transistor is then turned off and the gate of the pull-up transistor is isolated. The voltage levels at the gate and source terminals of the pull-up transistor rise in a bootstrapping operation. When the clock signal is to shift to a low state, the complementary phase clocking signal turns on the pull-down transistor.
REFERENCES:
patent: 4199695 (1980-04-01), Cook et al.
patent: 4379974 (1983-04-01), Plachno
patent: 4431927 (1984-02-01), Eaton, Jr. et al.
patent: 4443714 (1984-04-01), Nakano et al.
patent: 4521701 (1985-06-01), Reddy
Anderson et al, "FET Inverter and Driver Circuit", IBM T.D.B., vol. 16, No. 1, Jun. 1973, pp. 50-51.
Beck John C.
Dobberpuhl Daniel W.
Digital Equipment Corporation
Hudspeth D. R.
Miller Stanley D.
LandOfFree
Multiple phase clock buffer module with non-saturated pull-up tr does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple phase clock buffer module with non-saturated pull-up tr, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple phase clock buffer module with non-saturated pull-up tr will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2364293