Multiplex communications – Pathfinding or routing – Through a circuit switch
Reexamination Certificate
2000-10-19
2004-06-22
Pham, Chi (Department: 2663)
Multiplex communications
Pathfinding or routing
Through a circuit switch
C370S400000
Reexamination Certificate
active
06754207
ABSTRACT:
BACKGROUND OF THE INVENTION
The present invention relates to interconnection structures for computing and communication systems. More specifically, the present invention relates to a scaleable low-latency switch for usage in a multiple level interconnection structure.
A persistent and significant unsolved problem in the field of computer science and communications has been the lack of a scaleable, low-latency interconnect that sustains high throughput, a high cross-sectional bandwidth, under fully loaded conditions. Existing interconnect designs, such as banyon, omega and fat-tree networks, multi-level grids, torus and hypercube networks, all fail in various degrees to scale without limit, and to support low latency and high throughput when loaded with traffic. Geometries of existing networks were developed by Nineteenth Century mathematicians, and even earlier geometricians, and were never intended to support a message-routing method.
What is needed is an interconnect structure and a suitable switch for use in forming interconnections in the structure that are scaleable virtually without limit, and that support low latency and high throughput.
SUMMARY OF THE INVENTION
What have been discovered are a family of interconnect structures, switches that exploit the interconnect structures to attain scalability, low latency, and single-chip implementations. The disclosed interconnect structures and switches support a wide variety of applications including supercomputer interconnects, LAN switches, IP and ATM switches, telephony central office switching, video on demand servers, interconnects for mainframe database servers, high-speed workstation interconnects, and many others that are known to those having ordinary skill in the art.
REFERENCES:
patent: 6335930 (2002-01-01), Lee
patent: 0 369 146 (1990-05-01), None
patent: 0 403 361 (1990-12-01), None
patent: 0 720 332 (1996-07-01), None
patent: WO 00 38375 (2000-06-01), None
Ni et al. “A Survey of Wormhole Routing Technqiues in Direct Networks”. IEEE Computer. Feb. 1993. pp. 62-76.*
Linder et al. “An Adaptive and Fault Tolerant Wormhole Routing Strategy for k-ary n-cubes”. IEEE Transactions on Computers. Jan. 1991. pp. 2-12.*
Liu et al. “Hierarchical Adaptive Routing”. IEEE Symposium. Oct. 26-29, 1994. pp. 688-695.*
Balakrishnana et al. “A Priority-Based Flow Control Mechanism to Support Real-Time Traffic in Pipelined Direct Networks”. IEEE International Conference on Parallel Processing. pp 120-127.*
Ni et al. “A survey of Wormhole Routing Techniques in Direct Networks”. IEEE Computer. Feb. 1993, pp. 62-76.
Ferris Derrick W
Interactic Holdings, LLC
Koestner Ken J.
Pham Chi
LandOfFree
Multiple-path wormhole interconnect does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple-path wormhole interconnect, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-path wormhole interconnect will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3345231