Multiple parallel channel equalization architecture

Details Multiple parallel channel equalization architecture Multiple parallel channel equalization architecture

1987-12-21

1989-04-11

Safourek, Benedict V.

Pulse or digital communications

Repeaters

Testing

375102, 333 18, 3647242, H04B 314

Patent

active

048212890

ABSTRACT:
The n symbols of a codeword of length n are transmitted on n separate channels or frequencies simultaneously. A receiver includes n equalizers that are adapted to receive information from respective ones of the n channels. The outputs of the n equalizers are applied to n inputs of an error correcting decoder which produces the original version of the transmitted codeword. The n equalizers include n feedforward and n feedback transversal filters whose taps are updated by n tap update processors in accordance with a Kalman algorithm, or the like, once each codeword time. The feedforward registers contain successively received signal samples of each of the n channels while the n decision feedback registers contain successively corrected symbols generated at each of the n decoder outputs.

REFERENCES:
patent: 3906347 (1975-09-01), Motley et al.
patent: 4644562 (1987-02-01), Kavehrad et al.

Affiliated with

Also associated with

Rating

Multiple parallel channel equalization architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple parallel channel equalization architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple parallel channel equalization architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-672116