Multiple output field effect transistor logic

Details Multiple output field effect transistor logic Multiple output field effect transistor logic

1987-12-11

1989-07-25

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307443, 307451, 307585, 307548, 307550, H03K 1920, H03K 1921, H03K 19096

Patent

active

048517143

ABSTRACT:
In MOS logic circuits with a non-complementary circuit structure (for example, dynamic CMOS), a prior art logic gate generated only a single output signal. However, the logic tree often implements multiple functions, with one function being contained within another function. With prior art logic, if two or more of these functions are needed as separate available output signals, they have to be implemented in several separate gates. The present invention utilizes intermediate functions within the logic tree, providing gates having multiple outputs. Therefore, the present invention reduces the replication of circuitry, thus reducing circuit device count. The advantages include reduced integrated circuit chip area, speed improvement, and power savings, due to the reduction of device count and the corresponding reduction in wire lengths and output loading, etc.

REFERENCES:
patent: 4415819 (1983-11-01), Mathes
patent: 4435782 (1984-03-01), Kaufman et al.
patent: 4468575 (1984-08-01), Mathes
patent: 4569032 (1986-02-01), Lee
patent: 4570084 (1986-02-01), Griffin et al.
patent: 4649296 (1987-03-01), Shoji
patent: 4668880 (1987-05-01), Shoji
patent: 4700089 (1987-10-01), Fujii et al.
patent: 4710650 (1987-12-01), Shoji
"Session 1: Customer and Semi-Custom Design Techniques--WAM1.3: Cascode Voltage Switch Logic: A Differential CMOS Logic Family", IEEE International Solid-State Circuits Conference, Wed. Feb. 22, 1984; Lawrence G. Heller, William R. Griffin and James W. Davis and Nandor G. Thomas; pp. 16-17.
"Zipper CMOS", IEEE Circuits and Devices Magazine, 1986, Charles M. Lee and Ellen W. Szeto, pp. 10-17.
"NORA: A Racefree Dynamic CMOS Technique for Pipelined Logic Structures", IEEE Journal of Solid-State Circuits, vol. SC-18, No. 3, Jun. 1983, Nelson F. Gonclaves and Hugo J. De Man, pp. 261-266.
"A Comparison of CMOS Circuit Techniques; Differential Cascode Voltage Switch Logic Versus Conventional Logic", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 4, Aug. 1987, Kan M. Chu and David L. Pulfrey, pp. 528, 532.
"High-Speed Compact Circuits with CMOS", IEEE Journal of Solid-State Circuits, vol. SC-17, No. 3, Jun. 1982, R. H. Krambeck, Charles M. Lee, Hung-Fai Stephen Law, pp. 614-619.
"The Analysis and Design of CMOS Multidrain Logic and Stacked Multidrain Logic", IEEE Journal of Solid-State Circuits, vol. SC-22, No. 1, Feb. 1987, Chung-Yu Wu, Jinn-Shyan Wang, Ming-Kai Tsai, pp. 47-56.

Affiliated with

Also associated with

Rating

Multiple output field effect transistor logic does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple output field effect transistor logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple output field effect transistor logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2360469