Multiple network protocol encoder/decoder and data processor

Details Multiple network protocol encoder/decoder and data processor Multiple network protocol encoder/decoder and data processor

2007-03-06

2007-03-06

Hsu, Alpus H. (Department: 2665)

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

C370S466000, C709S230000, C710S105000

Reissue Patent

active

10093340

ABSTRACT:
A multiple network protocol encoder/decoder comprising a network protocol layer, data handler, O.S. State machine, and memory manager state machines implemented at a hardware gate level. Network packets are received from a physical transport level mechanism by the network protocol layer state machine which decodes network protocols such as TCP, IP, User Datagram Protocol (UDP), PPP, and Raw Socket concurrently as each byte is received. Each protocol handler parses and strips header information immediately from the packet, requiring no intermediate memory. The resulting data are passed to the data handler which consists of data state machines that decode data formats such as email, graphics, Hypertext Transfer Protocol (HTTP), Java, and Hypertext Markup Language (HTML). Each data state machine reacts accordingly to the pertinent data, and any data that are required by more than one data state machine is provided to each state machine concurrently, and any data required more than once by a specific data state machine, are placed in a specific memory location with a pointer designating such data (thereby ensuring minimal memory usage). Resulting display data are immediately passed to a display controller. Any outgoing network packets are created by the data state machines and passed through the network protocol state machine which adds header information and forwards the resulting network packet via a transport level mechanism.

REFERENCES:
patent: 5012489 (1991-04-01), Burton et al.
patent: 5161193 (1992-11-01), Lampson et al.
patent: 5303344 (1994-04-01), Yokoyama et al.
patent: 5307413 (1994-04-01), Denzer
patent: 5426694 (1995-06-01), Hebert
patent: 5430727 (1995-07-01), Callon
patent: 5440551 (1995-08-01), Suzuki
patent: 5495480 (1996-02-01), Yoshida
patent: 5499353 (1996-03-01), Kadlec et al.
patent: 5519704 (1996-05-01), Farinacci et al.
patent: 5546453 (1996-08-01), Hebert
patent: 5566170 (1996-10-01), Bakke
patent: 5577105 (1996-11-01), Baum et al.
patent: 5577172 (1996-11-01), Vatland
patent: 5577237 (1996-11-01), Lin
patent: 5598410 (1997-01-01), Stone
patent: 5619650 (1997-04-01), Bach
patent: 5625678 (1997-04-01), Blomfield-Brown
patent: 5625825 (1997-04-01), Rostoker
patent: 5634015 (1997-05-01), Chang
patent: 5636371 (1997-06-01), Yu
patent: 5640394 (1997-06-01), Schrier et al.
patent: 5663951 (1997-09-01), Danneels
patent: 5666362 (1997-09-01), Chen et al.
patent: 5675507 (1997-10-01), Bobo, II
patent: 5687314 (1997-11-01), Osman
patent: 5696899 (1997-12-01), Kalwitz
patent: 5699350 (1997-12-01), Kraslavsky
patent: 5701316 (1997-12-01), Alferness
patent: 5727149 (1998-03-01), Hirata
patent: 5734865 (1998-03-01), Yu
patent: 5748905 (1998-05-01), Hauser et al.
patent: 5754540 (1998-05-01), Liu et al.
patent: 5761281 (1998-06-01), Baum et al.
patent: 5790546 (1998-08-01), Dobbins et al.
patent: 5790676 (1998-08-01), Ganesan et al.
patent: 5802278 (1998-09-01), Isfeld et al.
patent: 5802287 (1998-09-01), Rostoker et al.
patent: 5802306 (1998-09-01), Hunt
patent: 5805816 (1998-09-01), Picazo
patent: 5809235 (1998-09-01), Sharma et al.
patent: 5815516 (1998-09-01), Aaker
patent: 5818935 (1998-10-01), Maa
patent: 5826032 (1998-10-01), Finn
patent: 5870549 (1999-02-01), Bobo, II
patent: 5872919 (1999-02-01), Wakeland
patent: 5894557 (1999-04-01), Bade et al.
patent: 5909546 (1999-06-01), Osborne
patent: 5920732 (1999-07-01), Riddle
patent: 5935268 (1999-08-01), Weaver
patent: 5937169 (1999-08-01), Connery
patent: 5941988 (1999-08-01), Bhagwat
patent: 5943481 (1999-08-01), Wakeland
patent: 5974518 (1999-10-01), Nogradi
patent: 5999974 (1999-12-01), Ratcliff
patent: 6014699 (2000-01-01), Ratcliff
patent: 6061742 (2000-05-01), Stewart
patent: 6076115 (2000-06-01), Sambamurthy
patent: 6081846 (2000-06-01), Hyder
patent: 6092110 (2000-07-01), Maria
patent: 6092229 (2000-07-01), Boyle
patent: 6098188 (2000-08-01), Kalmanek
patent: 6101543 (2000-08-01), Alden
patent: 6151625 (2000-11-01), Swales
patent: 6157955 (2000-12-01), Narad
patent: 6172980 (2001-01-01), Flanders
patent: 6172990 (2001-01-01), Deb
patent: 6173333 (2001-01-01), Jolitz
patent: 6182228 (2001-01-01), Boden
patent: 6230193 (2001-05-01), Arunkumar et al.
G. Chesson, et al.;XTP-Protocol Engine VLSI for Real-Time LANs; 1988; EFOC/LAN-88: The Sixth European Fibre Optic Communications and Local Area Networks Exposition.
Greg Chesson;The Protocol Engine; Sep. 1987; UNIX Review.
Greg Chesson;Protocol Engine Design; Proceedings of the Summer 1987 USENIX Conference.
Girish P. Chandranmenon and George Varhese;Trading Packet Headers for Packet Processing; IEEE/ACM Transactions on Networking; vol. 4; Apr. 1996.
Kjersti Moldeklev, Espen Klovning, and Oivind Kure;The Effect of End System Hardware and Software on TCP/IP Throughout Performance Over a Local ATM Network.
William S. Marcus, Ilija Hadzic, Anthony J. McAully, and Jonathan M. Smith;Protocol Boosters: Applying Programmability to Network Infrastructures; IEEE Communications Magazine; Oct. 1998.
Deborah F. Kornblum;Protocol Implementation and Other Performance Issues for Local and Metropolitan Area Networks; IEEE; 1988.
David C. Feldmei;er, Anthony McAuley, Jonathan M. Smith, Deborah S. Bakin, William S. Marcus, and Thomas M. Raleigh;Protocol Boosters; IEEE Journal on Selected Areas in Communications, vol. 16, No. 3; Apr. 1998.
P. Camarda, F. Pipio, and G. Piscitelli;Performance Evaluation of TCP/IP Protocol Implementations in End Systems; IEEE Proc.-Computing Digit. Tech., vol. 146, No. 1, Jan. 1999.
Peter Druschel, Mark B. Abbott, Michael a. Pagels, and Larry L. Peterson;Network Subsystem Design; IEEE Network; Jul. 1993.
Mohammad Mansour and Ayman Kayssi;FPGA-Based Inernet Protocol Version 6 Router, 1998 IEEE.
Piyush Shivam; Pete Wyckoff; Dhableswar Panda;EMP: Zero-Coopy OS-Bypass NIC-Driven Gigabit Ethernet Message Passing; SC 2001; Nov. 2001.
Fed Eady;Embedded Internet Part 2: TCP/IP and a 16-Bit Compiler, Embedded PC; Jun. 1999.
F. Mora, and A. Sebastia;Electronic Design of a High Performance Interface to thje SCI Network, IEEE 1998.
Chan Kim, Jong-Arm Jun, Kyou-Ho Lee, Hyup-Jong Kim;Design and Implementation of an ATM Segmentation Engine with PCI Interface; IEEE 1998.
Chan Kim, Jong-Arm Jun, Yeong-Ho Park, Kyu-Ho Lee, Hyup-Jong Kim;Design and Implementation of a High-Speed ATM Host Interface Controller.
S. Varada, Y. Yang, and D. Evans;Data and Buffer Management in ATM Systems.
Kenneth G. Yocum; Jeffery S. Chase, Andrew J. Gallatin, and Alvin R. Lebeck;Cut-Through Delivery in Trapeze: An Exercise in Low-Latency Messaging, 1997 IEEE.
George Orphano, Alexios Birbas, Nikos Petrellis, Ionnis Moutzouris, Andreas Malataras, Angus Goldfinch, John Brosnan, and Uros Janko;Compensating for Moderate Effective Throughput at the Desktop; IEEE communications Magazine; Apr. 2000.
John Legg;Choosing and Implementing an Embedded TCP/IP Stack; Electronic Product Design Jan. 1999.
Richard Ames;Building an Embedded Web Server from Scratch; Circuit Cellar INK; Issue 91; Feb. 1998.
Ronald P. Luijten;An OC-12 ATM Switch Adapter Chipset; 1998 IEEE.
W.K. Giloi and P. Behr;AN IPC Protocol and its Hardware Realization for a High-Speed Distributed Multicomputer System; 1981 IEEE.
Pankaj Gupta and Nick McKeown;Algorithms for Packet Clasification; IEEE Network; Mar./Apr. 2001.
Peter a. Steenkiste;A Systematic Approach to Host Interface Design for High-Speed Networks; IEEE Mar. 1994.
Larry D. Wittie and Fanyuan Ma;A TCP/IP Communication Subsystem in Micros; 1987 IEEE.
Lucas Womack, Ronald Mraz, and Abraham Mendelson;A study of Virtual Memory MTU Reassembly Within the PowerPC Architecture; 1997 IEEE.
Gr.A. Doumenis, G.E. Konstantoulakis, D.I. Reisis, G.I. Stassinopoulos;A Personal Computer Hosted Terminal Adapter for the Braodband Integrated Services Digital Network and Applications.
Michael J.K. Nielsen;TURBOchannel; 1991 IEEE.
Hemant Kanakia, and David R. Cheriton;The VMP Netwrok Adapter Board (NAB) High-Performance Network Communication for Multiprocessors; 1988 ACM.
Zubin D. Dittia, Guru M. Parulkar, and Jerome R. Cox, Jr.;The APIC Approach to High Performance Network Interface Design: Prote

Affiliated with

Also associated with

Rating

Multiple network protocol encoder/decoder and data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple network protocol encoder/decoder and data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple network protocol encoder/decoder and data processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3796231