Multiple network protocol encoder/decoder and data processor

Details Multiple network protocol encoder/decoder and data processor Multiple network protocol encoder/decoder and data processor

1996-10-31

2000-03-07

Hsu, Alpus H.

Multiplex communications

Pathfinding or routing

Switching a message which includes an address header

370466, 709230, 710105, G06F 1300, G06F 1516

Patent

active

060349638

ABSTRACT:
A multiple network protocol encoder/decoder comprising a network protocol layer, data handler, O.S. State machine, and memory manager state machines implemented at a hardware gate level. Network packets are received from a physical transport level mechanism by the network protocol layer state machine which decodes network protocols such as TCP, IP, User Datagram Protocol (UDP), PPP, and Raw Socket concurrently as each byte is received. Each protocol handler parses and strips header information immediately from the packet, requiring no intermediate memory. The resulting data are passed to the data handler which consists of data state machines that decode data formats such as email, graphics, Hypertext Transfer Protocol (HTTP), Java, and Hypertext Markup Language (HTML). Each data state machine reacts accordingly to the pertinent data, and any data that are required by more than one data state machine is provided to each state machine concurrently, and any data required more than once by a specific data state machine, are placed in a specific memory location with a pointer designating such data (thereby ensuring minimal memory usage). Resulting display data are immediately passed to a display controller. Any outgoing network packets are created by the data state machines and passed through the network protocol state machine which adds header information and forwards the resulting network packet via a transport level mechanism.

REFERENCES:
patent: 5012489 (1991-04-01), Burton et al.
patent: 5161193 (1992-11-01), Lampson et al.
patent: 5307413 (1994-04-01), Denzer
patent: 5426694 (1995-06-01), Hebert
patent: 5430727 (1995-07-01), Callon
patent: 5440551 (1995-08-01), Suzuki
patent: 5499353 (1996-03-01), Kadlec et al.
patent: 5519704 (1996-05-01), Farinacci et al.
patent: 5546453 (1996-08-01), Hebert
patent: 5577105 (1996-11-01), Baum et al.
patent: 5625678 (1997-04-01), Blomfield-Brown
patent: 5636371 (1997-06-01), Yu
patent: 5640394 (1997-06-01), Schrier et al.
patent: 5666362 (1997-09-01), Chen et al.
patent: 5675507 (1997-10-01), Bobo, II
patent: 5734865 (1998-03-01), Yu
patent: 5748905 (1998-05-01), Hauser et al.
patent: 5754540 (1998-05-01), Liu et al.
patent: 5761281 (1998-06-01), Baum et al.
patent: 5790546 (1998-08-01), Dobbins et al.
patent: 5790676 (1998-08-01), Ganesan et al.
patent: 5802287 (1998-09-01), Rostoker et al.
patent: 5809235 (1998-09-01), Sharma et al.
patent: 5818935 (1998-10-01), Maa
patent: 5870549 (1999-02-01), Bobo, II
Johnson et al., "Internet Tuner", New Media News, <http://www.newmedianews.com/020197/ts.sub.- inettuner.html>, Jan. 1997.
Kelly, T., "Cheap Internet Hardware that Fits in Everything", ZDNet, <http://www.zdnet.co.uk
ews/1998/44
s-5998.html>, Nov. 1998.
Kitadeya et al., "Matsushita Launches Web TV Internet Connection Terminal", <http://www.mei.co.jp/corp
ews/official.data/data.dir/en981112-1/en981112 -1.html>, Nov. 1998.
iReady Product Data Sheet, Internet Tuner.

Affiliated with

Also associated with

Rating

Multiple network protocol encoder/decoder and data processor does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple network protocol encoder/decoder and data processor, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple network protocol encoder/decoder and data processor will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-369575