Static information storage and retrieval – Addressing – Sync/clocking
Patent
1989-12-28
1991-07-30
Popek, Joseph A.
Static information storage and retrieval
Addressing
Sync/clocking
3652335, G11C 800
Patent
active
050364952
ABSTRACT:
A method and device for setting at least three operating modes of a memory device is provided. The voltage signal is sensed at a first input and an enable signal is sensed at a second input. When an enable signal is received at a second input the memory device operates at the first operating mode if the voltage state at the first input is low; it operates at a second mode if the voltage state at the second is high; and it operates at a third operating mode if the voltage at the first input changes after the enable signal is received at the input. Also a four mode operation can be achieved.
REFERENCES:
patent: 4159541 (1979-06-01), Ward et al.
patent: 4845664 (1989-07-01), Aichelmann, Jr.
Busch Robert E.
Hovis William P.
Redman Theodore M.
Thoma Endre P.
Yankosky James A.
International Business Machines Corp.
Lane Jack A.
Popek Joseph A.
LandOfFree
Multiple mode-set for IC chip does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple mode-set for IC chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple mode-set for IC chip will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1547011