Multiple match detection circuit and method

Details Multiple match detection circuit and method Multiple match detection circuit and method

2006-01-24

2006-01-24

Ho, Hoai (Department: 2827)

Static information storage and retrieval

Associative memories

Ferroelectric cell

C365S154000, C365S189070, C365S194000, C365S196000

Reexamination Certificate

active

06990001

ABSTRACT:
A multiple matchline sense circuit for detecting a single, more than one, or no match conditions during a search-and-compare operation of a content addressable memory is disclosed. The circuit compares the rising voltage rate of a multiple matchline to the rising voltage rate of a reference multiple matchline in order to generate a multibit result representing one of the three conditions. The circuit generates a self-timed control signal to end the search-and-compare operation, and to set the circuit to a precharge state.

REFERENCES:
patent: 5598115 (1997-01-01), Holst
patent: 6195277 (2001-02-01), Sywyk et al.
patent: 6219749 (2001-04-01), Schultz et al.
patent: 6253280 (2001-06-01), Voelkel
patent: 6307798 (2001-10-01), Ahmed et al.
patent: 6392910 (2002-05-01), Podaima et al.
patent: 6539466 (2003-03-01), Riedlinger
patent: 6667924 (2003-12-01), Ahmed et al.
patent: 6705165 (2004-03-01), Garverick et al.
patent: 2005/0063241 (2005-03-01), Pereira et al.

Affiliated with

Also associated with

Rating

Multiple match detection circuit and method does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple match detection circuit and method, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple match detection circuit and method will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3538300