Multiple layer programmable layout for version identification

Details Multiple layer programmable layout for version identification Multiple layer programmable layout for version identification

1994-08-08

1995-10-17

Limanek, Robert P.

Active solid-state devices (e.g., transistors, solid-state diode

Combined with electrical contact or lead

Of specified material other than unalloyed aluminum

257208, 257211, H01L 23485, H01L 23525

Patent

active

054593557

ABSTRACT:
A circuit for providing a read only value for an integrated circuit which integrated circuit includes a plurality of layers of material any one of which may be changed if the integrated circuit is revised comprising a pair of conductors positioned closely adjacent one another in each of the layers of material which carries conductors, a first source of voltage connected to one of the conductors on one of the layers for providing a first binary value, a second source of voltage connected to another of the conductors on one of the layers for providing a second binary value, an output terminal on one of the layers, and apparatus for connecting a selected one of the sources to the output terminal through one of the conductors on each of the layers.

REFERENCES:
patent: 4893167 (1990-01-01), Boudou et al.
patent: 4974048 (1990-11-01), Chakravorty et al.
patent: 5070392 (1991-12-01), Coffey et al.
patent: 5157618 (1992-10-01), Ravindra et al.

Affiliated with

Also associated with

Rating

Multiple layer programmable layout for version identification does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple layer programmable layout for version identification, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple layer programmable layout for version identification will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-599637