Multiple input analog-to-digital conversion apparatus and...

Details Multiple input analog-to-digital conversion apparatus and... Multiple input analog-to-digital conversion apparatus and...

2007-07-31

2007-07-31

Nguyen, Linh V. (Department: 2819)

Coded data generation or conversion

Analog to or from digital conversion

Analog to digital conversion

C341S122000, C341S161000, C341S120000

Reexamination Certificate

active

11409603

ABSTRACT:
A multiple input AD conversion apparatus includes a first unit AD converter including a plurality of first conversion stages connected in cascade to convert a first analog input signal to a first digital output signal, a second unit AD converter including a plurality of second conversion stages connected in cascade to convert a second analog input signal to a second digital output signal, and an operational amplifier shared between the first conversion stage and the second conversion stage in a time sharing.

REFERENCES:
patent: 5416485 (1995-05-01), Lee
patent: 6195032 (2001-02-01), Watson et al.
patent: 6295016 (2001-09-01), Chiang
patent: 6337651 (2002-01-01), Chiang
patent: 6359579 (2002-03-01), Chiang
patent: 6366230 (2002-04-01), Zhang et al.
patent: 6631170 (2003-10-01), Gu
patent: 6744395 (2004-06-01), Perelman et al.
patent: 6870495 (2005-03-01), Zadeh et al.
patent: 6894631 (2005-05-01), Bardsley
patent: 7116255 (2006-10-01), Lee et al.
patent: 7148833 (2006-12-01), Cho et al.
patent: 2004/0224654 (2004-11-01), Javor et al.
Sumanen et al. (A 10-bit 200-MS/s CMOS Parallel Pipeline A/D converter, IEEE, Jul. 2001, vol. 36, No. 7, pp. 1048-1055).
David W. Cline, et al., A Power Optimized 13-b 5 Msamples/s Pipelined Analog-to-Digital Converter in 1.2 μm CMOS, IEEE Journal of Solid-State Circuits, vol. 31, No. 3, Mar. 1996.
Byung-Moo Min, et al., A 69mW 10b 80MS/s Pipelined CMOS ADC, IEEE International Solid-State Circuits Conference, Digest of Technical Papers, pp. 324-325, 2003, no month.
Notification for Reasons for Rejection for Japanese Patent Application No. 2004-101113, Date of Mailing Sep. 27, 2005.
Sumanen; et al., A 10-bit 200-MS/s CMOS Parallel Pipeline A/D Converter, IEEE Journal of Solid-State Circuits, Jul. 2001, vol. 36, No. 7, pp. 1048-1055, USA.

Affiliated with

Also associated with

Rating

Multiple input analog-to-digital conversion apparatus and... does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple input analog-to-digital conversion apparatus and..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple input analog-to-digital conversion apparatus and... will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3765161