Multiple-generating register

Details Multiple-generating register Multiple-generating register

1975-04-04

1976-04-06

Dildine, Jr., R. Stephen

Registers

Transfer mechanism

Traveling pawl

G06F 752, G06F 739

Patent

active

039492095

ABSTRACT:
A multiple-generating register generates one of several possible multiples of a binary number which is input thereto in response to a respective one of a plurality of multiple-generating commands. The multiple-generating register comprises a control circuit for generating the multiple-generating commands in response to a three-bit control signal and comprises further a plurality of selector latch logic circuits. Each selector latch logic circuit receives as a first input a respective bit of the input binary number and receives as a second input the next lowest order bit of the input binary number, except that the selector latch logic circuit which receives as a first input the lowest order bit of the input binary number receives as a second input a zero-valued binary bit. The plurality of selector latch logic circuits generate a binary number that is a multiple of the input binary number, which multiple is equal to the input binary number times .+-.1, .+-.2, or 0, depending upon the informational content of the three-bit control signal.

REFERENCES:
patent: 3887799 (1975-06-01), Lindgren

Affiliated with

Also associated with

Rating

Multiple-generating register does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-generating register, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-generating register will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1578268