Multiple frequency synchronized phase clock generator

Details Multiple frequency synchronized phase clock generator Multiple frequency synchronized phase clock generator

2011-04-19

2011-04-19

Donovan, Lincoln (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Synthesizer

C327S144000, C327S294000, C327S299000

Reexamination Certificate

active

07928773

ABSTRACT:
Generation of multiple clocks having a synchronized phase relationship may reduce the size, complexity, power consumption, jitter and cost of circuitry while improving its functionality, performance, reliability and fault coverage. A multiple frequency clock generator may comprise an independent digital control oscillator (DCO) for generating a first clock and dependent DCOs for generating additional clocks that align at a common multiple frequency with the first clock with or without adjustment thereof. The independent and dependent DCOs may generate the first and additional clocks from a delay lock loop (DLL) by selecting a sequence of tap select signals. Tap select signals may be adjusted to maintain a desired phase and/or frequency of the first and additional clocks. Dependent DCOs may generate sequences of tap select signals based on the sequence of tap select signals generated by the independent DCO to incorporate adjustments, e.g., PLL error corrections.

REFERENCES:
patent: 4677499 (1987-06-01), Shirota et al.
patent: 5187722 (1993-02-01), Petty
patent: 5432823 (1995-07-01), Gasbarro et al.
patent: 5463337 (1995-10-01), Leonowich
patent: 6114915 (2000-09-01), Huang et al.
patent: 6121816 (2000-09-01), Tonks et al.
patent: 6650160 (2003-11-01), Tanahashi
patent: 6798258 (2004-09-01), Rieven
patent: 6970028 (2005-11-01), Ishikawa
patent: 7210052 (2007-04-01), Lee et al.
patent: 2004/0061545 (2004-04-01), Iorga
patent: 2008/0162975 (2008-07-01), Chen
patent: 2009/0039867 (2009-02-01), Saint-Laurent et al.
Fenghao Mu et al., “Digital Multiphase Clock/Pattern Generator,” IEEE Journal of Solid-State Circuits, vol. 34, Issue 2, Feb. 1999, pp. 182-191.
Allen, D.J. et al., “Free Running Ring Frequency Synthesizer,” Solid-State Circuits Conference (ISSCC) Feb. 6-9, 2006, pp. 1502-1511.

Affiliated with

Also associated with

Rating

Multiple frequency synchronized phase clock generator does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple frequency synchronized phase clock generator, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple frequency synchronized phase clock generator will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2704422