Multiple external asynchronous triggers circuit

Details Multiple external asynchronous triggers circuit Multiple external asynchronous triggers circuit

1989-11-03

1991-05-14

Miller, Stanley D.

Electrical transmission or interconnection systems

Nonlinear reactor systems

Parametrons

307480, 307481, 307591, 307594, 3072723, 307465, 307527, 375106, 375107, 328 63, H03K 117

Patent

active

050158716

ABSTRACT:
A circuit for synchronizing the phase output of a clock relative to multiple asynchronous input trigger signals. A clock signal is directed as an input to a delay line having spaced output taps to produce a plurality of phase displaced clock signals, which are directed as inputs to a latch circuit. An input trigger signal causes the latch circuit to latch the current states of the phase displaced clock signals, which are directed as inputs to a programmable array logic circuit. Based upon the states of the clock signals, the logic circuit selects the particular clock signal which is synchronized with the input trigger signal, and that particular clock signal is gated as the output clock signal.

REFERENCES:
patent: 4241418 (1980-12-01), Stanley
patent: 4320515 (1982-03-01), Burton, Jr.
patent: 4713621 (1987-12-01), Nakamura et al.
patent: 4757264 (1988-07-01), Lee et al.
patent: 4796095 (1989-01-01), Shimada
patent: 4820992 (1989-04-01), Avis
patent: 4949360 (1990-08-01), Martin

Affiliated with

Also associated with

Rating

Multiple external asynchronous triggers circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple external asynchronous triggers circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple external asynchronous triggers circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1650453