Multiple execution unit dispatch with instruction shifting betwe

Details Multiple execution unit dispatch with instruction shifting betwe Multiple execution unit dispatch with instruction shifting betwe

1996-08-08

1997-03-18

Treat, William M.

Boots, shoes, and leggings

395800, 395391, 364DIG1, 364DIG2, G06F 930

Patent

active

056130805

ABSTRACT:
A multiple execution unit processing system is provided wherein each execution unit has an associated instruction buffer and all instruction are executed in order. The first execution unit (unit 0) will always contain the oldest instruction and the second unit (unit 1) the newest. Processor instructions, such as load, store, add and the like are provided to each of the instruction buffers (0,1) from an instruction cache buffer. The first instruction (oldest) is placed in buffer 0 and the next (second) instruction is stored in buffer 1. It is determined during the decode stage whether the instructions are dependent on an immediately preceding instruction. If both instructions are independent of other instructions, then they can execute in parallel. However, if the second instruction is dependent on the first, then (subsequent to the first instruction being executed) it is laterally shifted to the first instruction buffer. Instructions are also defined as being dependent on an unavailable resource. In most cases these "unavailable" instructions are allowed to executed in parallel on the execution units.

REFERENCES:
patent: 3771141 (1973-11-01), Culler
patent: 4095269 (1978-06-01), Kawabe et al.
patent: 4130885 (1978-12-01), Dennis
patent: 4232366 (1980-11-01), Levy et al.
patent: 4376976 (1983-03-01), Lahti et al.
patent: 4626989 (1986-12-01), Torii
patent: 4630195 (1986-12-01), Hester et al.
patent: 4675806 (1987-06-01), Uchida
patent: 4766566 (1988-08-01), Chuang
patent: 4807115 (1989-02-01), Torng
patent: 4837678 (1989-06-01), Culler et al.
patent: 4847755 (1989-07-01), Morrison et al.
patent: 4890218 (1989-12-01), Bram
patent: 4928226 (1990-05-01), Kamada et al.
patent: 4974155 (1990-11-01), Dulong
patent: 5051940 (1991-09-01), Vassiliadis et al.
patent: 5075840 (1991-12-01), Grohoski et al.
patent: 5093908 (1992-03-01), Beacom et al.
patent: 5099421 (1992-03-01), Buerkle et al.
patent: 5113515 (1992-05-01), Fite et al.
patent: 5127091 (1992-06-01), Boufarah et al.
patent: 5133077 (1992-07-01), Karne et al.
patent: 5185868 (1993-02-01), Tran
patent: 5197137 (1993-03-01), Kumar et al.
patent: 5247628 (1993-09-01), Grohoski
patent: 5251306 (1993-10-01), Tran
patent: 5257354 (1993-10-01), Comfort et al.
patent: 5269007 (1993-12-01), Hanawa et al.
patent: 5283874 (1994-02-01), Hammond
patent: 5301341 (1994-04-01), Vassiliadis et al.
patent: 5381531 (1995-01-01), Hanawa et al.
patent: 5465377 (1995-11-01), Blaner et al.
patent: 5502826 (1996-03-01), Vassiliadis et al.
patent: 5504932 (1996-04-01), Vassiliadis et al.
Electronic Design, May 17 1984, "Data-flow IC Makes Short Work of the Tough Processing Chores", W. Meshach, pp. 191-206.
IEEE Transactions on Computer, vol. C-32, No. 5, May 1983, "The Piecewise Data Flow Architecture: Architectural Concepts", J. E. Requa et al, pp. 425-438.
IEEE Proceedings of the 2nd Annual Sumposium on Computer Architecture, 1975, "A Preliminary Architecture for a Basic Data-Flow Processor", J. B. Dennis et al, pp. 126-132.
IEEE Transaction on Computers, vol. C-26, No. 2, Feb. 1977, "A Data Flow Microprocessor". J. Rumbaugh, pp. 138-146.
Powerful Central Processors, "The CDC 6600 Central Processor", pp. 166-199.
A multiple, out-of-order, instruction issuing system for superscalar processors by Dwyer III, 1991.

Affiliated with

Also associated with

Rating

Multiple execution unit dispatch with instruction shifting betwe does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple execution unit dispatch with instruction shifting betwe, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple execution unit dispatch with instruction shifting betwe will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1712667