Multiple data hazards detection and resolution unit

Details Multiple data hazards detection and resolution unit Multiple data hazards detection and resolution unit

2004-04-22

2009-06-30

Coleman, Eric (Department: 2183)

Electrical computers and digital processing systems: processing

Dynamic instruction dependency checking, monitoring or...

Reexamination Certificate

active

07555634

ABSTRACT:
Order indication logic can be recycled for at least two different data hazards, thus reducing the amount of processor real estate consumed by data hazard resolution logic. The logic also allows a single priority picker to be utilized for coloring without the cost of additional pipeline stages. A single priority picker can be utilized to identify memory operations for performing RAW bypass and for resolving OERs. For instance, a data hazard resolution unit resolves at least two different data hazards between resident memory operations and incoming memory operations with a set of logic that indicates order of the resident memory operations relative to the incoming memory operations. The indicated order corresponds to the data hazard being resolved. The data hazard resolution unit includes a priority picker to select one of the indicated resident memory operations for either data hazard.

REFERENCES:
patent: 4998221 (1991-03-01), Correale, Jr.
patent: 5724538 (1998-03-01), Morris et al.
patent: 5987595 (1999-11-01), Yoaz et al.
patent: 5996068 (1999-11-01), Dwyer et al.
patent: 5999727 (1999-12-01), Panwar et al.
patent: 6058472 (2000-05-01), Panwar et al.
patent: 6108770 (2000-08-01), Chrysos et al.
patent: 6263404 (2001-07-01), Borkenhagen et al.
patent: 6349382 (2002-02-01), Feiste et al.
patent: 6438681 (2002-08-01), Arnold et al.
patent: 6604192 (2003-08-01), Arnold et al.
patent: 6618803 (2003-09-01), Hannum et al.
patent: 6658554 (2003-12-01), Moshovos et al.
patent: 6877088 (2005-04-01), Dice
patent: 6938148 (2005-08-01), Moore et al.
patent: 6970996 (2005-11-01), Green
patent: 7028166 (2006-04-01), Pickett
patent: 7035997 (2006-04-01), Mussoll et al.
patent: 7213130 (2007-05-01), Teruyama
patent: 2003/0084038 (2003-05-01), Balogh et al.
patent: 2004/0044881 (2004-03-01), Maier et al.
patent: 2005/0193283 (2005-09-01), Reinhardt et al.
The American Heritage® Dictionary of the English Language. 2000 Boston, MA: Houghton Mifflin.credoreference 0789818.
Collins English Dictionary, Harper Collins Pub, 2000., credorference entry 2675460.
Archibald et al., “Cache Coherence Protocols: Evaluation Using a Multiprocessor Simulation Model”, ACM Transactions on Computer Systems, vol. 4, No. 4, pp. 273-298, Nov. 1986.
Bianchini, Ricardo et al., “Evaluating the Effect of Coherence Protocols on the Performance of Parallel Programming Constructs”, International Journal of Parallel Programming, vol. 26, No. 2, pp. 143-181, 1998.
Chaiken et al., “Directory-Based Cache Coherence in Large-Scale Multiprocessors”, Computer, vol. 23, No. 6, pp. 49-58, Jun. 1990.
Eggers et al., “A Characterization of Sharing in Parallel Programs and its Application to Coherency Protocol Evaluation”, 15thAnnual International Symposium on Computer Architecture, IEEE, pp. 373-382, May 30-Jun. 2, 1988.
Eggers et al., “The Effect of Sharing on the Cache and Bus Performance of Parallel Programs”, International Conference on Architectural Support for Programming Languages and Operating Systems, pp. 1-16, Apr. 1989.
Gharachorloo et al., “Memory Consistency and Event Ordering in Scalable Shared-Memory Multiprocessors”, 25 Years of the International Symposia on Computer Architecture, Barcelona, Spain, pp. 1-14, Jun. 27-Jul. 2, 1998.
Goodman, James R., “Using Cache Memory to Reduce Processor-Memory Traffic”, 25 Years of the International Symposia on Computer Architecture, Barcelona, Spain, pp. 32-33, Jun. 27-Jul. 2, 1998.
Hennessy et al., “Computer Architecture: A Quantitative Approach”, Third Edition, pp. 177-178 and 184-189, 2003.
James, David V., “Distributed-Directory Scheme: Scalable Coherent Interface”, Computer, vol. 23, No. 6, pp. 74-77, Jun. 1990.
Lennox et al., “Transporting User Control Information in SIP Register Payloads”, Internet Engineering task Force Internet Draft, pp. 1-12, Oct. 31, 2000.
Nikolopoulos, Dmitris, “Advanced Computer Architecture Lecture 10 Limits to ILP, Vector Processing”, Lecture Slides, http://www.cs.wm.edu/˜dsn/courses/654/lectures/lecture10.pdf, 10 pages, Feb. 22, 2005.

Affiliated with

Also associated with

Rating

Multiple data hazards detection and resolution unit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple data hazards detection and resolution unit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple data hazards detection and resolution unit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4138141