Boots – shoes – and leggings
Patent
1993-02-11
1995-02-21
Bowler, Alyssa H.
Boots, shoes, and leggings
395425, 395200, 395325, 3642295, 3642306, 3642419, 3642448, 3642542, 364DIG1, G06F 1200, G06F 1300
Patent
active
053924460
ABSTRACT:
A signal processor architecture that comprises a data network having multiple ports, a control bus, and a plurality of signal processing clusters connected to at least two ports and the control bus. Each signal processing cluster comprises a system control processor connected to the control bus, a second control bus, and a global bulk memory having multiple ports. A plurality of functional processing elements are connected to the system control processor by way of the second control bus, and each are connected to a port of the global bulk memory. The global bulk memory comprises a subdata flow network having multiple gateways and full crossbar interconnectivity between each of the multiple gateways. The data network and subdata flow network allow data to be transferred between functional processing elements in the signal processing cluster and any functional processing element and global bulk memory in another signal processing cluster, and allow data to be transferred from any functional processing element into and out of the processor architecture. The first control bus is arbitrated for access on a message by message basis and the data network is arbitrated on a message by message basis for transfers between ports. This results in a relatively loose coupling between the signal processing clusters. The second control bus is arbitrated for access on a word by word basis and the global bulk memory is arbitrated for port access on each global bulk memory cycle. This results in tight coupling within each signal processing cluster.
REFERENCES:
patent: 4006466 (1977-02-01), Patterson et al.
patent: 4644496 (1987-02-01), Andrews
patent: 4654780 (1987-03-01), Logsdon et al.
patent: 4740894 (1988-04-01), Lyon
patent: 4833605 (1989-05-01), Terada et al.
patent: 4837676 (1989-06-01), Rosman
patent: 4901230 (1990-02-01), Chen et al.
patent: 4968977 (1990-11-01), Chinnaswamy et al.
patent: 5041963 (1991-08-01), Ebersole et al.
patent: 5093920 (1992-03-01), Agrawal et al.
patent: 5123011 (1992-06-01), Hein et al.
patent: 5175824 (1992-12-01), Soderbery et al.
patent: 5228127 (1993-07-01), Ikeda et al.
Benedict Douglas M.
Tower Lee W.
Wagner Jeffrey A.
Alkov L. A.
Bowler Alyssa H.
Denson-Low W. K.
Hughes Aircraft Company
Shah Alpesh M.
LandOfFree
Multiple cluster signal processor architecture does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple cluster signal processor architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple cluster signal processor architecture will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1941216