Multiple chip package processor having feed through paths on one

Details Multiple chip package processor having feed through paths on one Multiple chip package processor having feed through paths on one

1994-12-20

1997-02-25

Shah, Alpesh M.

Boots, shoes, and leggings

3642328, 3642329, 3642323, 3642384, 364DIG1, G06F 1300

Patent

active

056067100

ABSTRACT:
An architecture for a serial multi-chip package digital controller including a controller oriented processor die and a separate non-volatile memory die. The architecture provides for a low pin count on the package, minimal electrical connections on and between the dice, and a minimal number of registers by making use of significant multiplexing to allow many of the registers and signal lines to serve multiple functions responsive to the mode of operation and other control signals. A plurality of feed-throughs are provided on the non-volatile memory die to provide communication paths from the processor die to package pads which are in the shadow of the non-volatile memory die relative to the processor die and thus prevent direct connection from the processor die to the package pad. In normal run mode, these pads are exclusively used as feed-through, providing a direct connection between a specific pad on the processor die and a specific pad on the package. In other modes of operation, however, the signals input from (or output to) the feed-through package pads are re-routed by transfer gates to the non-volatile memory die.

REFERENCES:
patent: 4244048 (1981-01-01), Tsui
patent: 4420819 (1983-12-01), Price et al.
patent: 4484270 (1984-11-01), Quernemoen et al.
patent: 4720812 (1988-01-01), Kao et al.
patent: 4763252 (1988-08-01), Rose
patent: 4771399 (1988-09-01), Snowden et al.
patent: 4807114 (1989-02-01), Itoh
patent: 4920481 (1990-04-01), Binkley et al.
patent: 4947478 (1990-08-01), Maeno
patent: 4956602 (1990-09-01), Parrish
patent: 4956795 (1990-09-01), Yamaguchi et al.
patent: 5014191 (1991-05-01), Padgaonkar et al.
patent: 5086407 (1992-02-01), McGarity et al.
patent: 5113500 (1992-05-01), Talbott et al.
patent: 5206938 (1993-04-01), Fujioka
patent: 5237699 (1993-08-01), Little et al.
patent: 5307464 (1994-04-01), Akao et al.
patent: 5321845 (1994-06-01), Sawase et al.
patent: 5381556 (1995-01-01), Mitsuishi et al.
patent: 5493723 (1996-02-01), Beck et al.
patent: 5499385 (1996-03-01), Farmwald et al.
patent: 5504903 (1996-04-01), Chen et al.
Computer Engineering: "Hardware Design", M. Morris Mano, 1988; pp. 280-292.
Microchip, DSP320EEI2 "Digital Signal Processor With Integrated EPROM" 1988.
Microchip Application Notes Smart DSP "Unique Hardware and Software Features of the DSP320EE12" 1989.
Microchip Applications Notes Smart DSP "Key Design Issues When Using the DSP320EE12" 1988 p. 6 missing.
Electrical Engineering, vol. 60, No. 742, "Single Chip MCU EEPROM programming using bootstrap technique", Sonja Richard, Oct. 1988.

Affiliated with

Also associated with

Rating

Multiple chip package processor having feed through paths on one does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple chip package processor having feed through paths on one, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple chip package processor having feed through paths on one will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1980997