Multiple chip module and package stacking for storage devices

Details Multiple chip module and package stacking for storage devices Multiple chip module and package stacking for storage devices

2005-12-29

2010-11-02

Nguyen, Dang T (Department: 2824)

Static information storage and retrieval

Format or disposition of elements

C257S686000, C257S777000, C365S063000, C365S230030, C365S230050

Reexamination Certificate

active

07826243

ABSTRACT:
Stacking techniques are illustrated in example embodiments of the present invention wherein semiconductor dies are mounted in a module to become a MCM which serves as the basic building block. A combination of these modules and dies in a substrate creates a package with specific function or a range of memory capacity. Several example system configurations are provided using BGA and PGA to illustrate the stacking technique. Several pin assignment and signal routing techniques are illustrated wherein internal and external signals are routed from main board to various stacked modules. Expansion can be done both on the vertical and horizontal orientations.

REFERENCES:
patent: 5854507 (1998-12-01), Miremadi et al.
patent: 5995379 (1999-11-01), Kyougoku et al.
patent: 6172874 (2001-01-01), Bartilson
patent: 6381141 (2002-04-01), Corisis et al.
patent: 6392896 (2002-05-01), Stoller
patent: 6469375 (2002-10-01), Beausoleil et al.
patent: 6624506 (2003-09-01), Sasaki et al.
patent: 6900528 (2005-05-01), Mess et al.
patent: 6991947 (2006-01-01), Gheewala
patent: 7098541 (2006-08-01), Adelmann
patent: 7212422 (2007-05-01), Koide
patent: 7352602 (2008-04-01), Janzen
patent: 9406210 (1994-03-01), None
Jeffrey C. Demmin, Novel 3-D Packaging Approaches Simplifying the Assembly and Test Supply Chain, Business Briefing: Global Semiconductor Manufacturing Technology, 2003, pp. 1-5.
Moody Dreiza, Akito Yoshida, Jonathan Micksch and Lee Smith, Stacked Package-on-Package Design Guidelines, Chip Scale Review, Jul. 2005, pp. 1-4, Reprinted by Amkor Technology, Inc. Chandler, Arizona.
ISA/US (Blaine Copenheaver), International Search Report and Written Opinion for International Application No. PCT/US06/62747, nine pages.

Affiliated with

Also associated with

Rating

Multiple chip module and package stacking for storage devices does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple chip module and package stacking for storage devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple chip module and package stacking for storage devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4182557