Multiple chip interconnection system and package

Details Multiple chip interconnection system and package Multiple chip interconnection system and package

1985-06-24

1987-09-08

Rimrodt, Louis K.

Electricity: electrical systems and devices

Electrostatic capacitors

Fixed capacitor

357 81, H05K 720, H01L 2312

Patent

active

046928391

ABSTRACT:
A multiple chip interconnection system and package for interconnecting and cooling integrated circuits includes an electrically-conductive plate 10 having an upper surface 12. On the upper surface 12, a first layer of polyimide 16 or other electrically-insulating material is deposited. One or more layers of electrical interconnections 17, 18, 21, 22, and insulating material 19, 24, are then disposed on the insulating material 16 to provide a network of electrical connections embedded in insulating material, yet which is sufficiently thin to offer minimal thermal resistance to the transfer of heat from integrated circuits mounted thereon to the plate 10. After the layers of interconnections are completed, one or more conductive planes are deposited across the interconnections to serve as a mounting surface for the integrated circuits and to distribute power and ground signals as necessary. One or more integrated circuits 40 are then attached to the plane 32 and suitable interconnections made between the integrated circuits and desired regions 34 of the plane. The package is completed by attaching an air- or water-cooled heat sink 54 to the opposite side of plate 10 from the integrated circuits. The integrated circuits may be protected by a lid 50, 52, and pins attached to openings in the plate 10 to connect the module to a printed circuit board or other desired connector.

REFERENCES:
patent: 4544989 (1985-10-01), Nakabu et al.
patent: 4574470 (1986-03-01), Burt
patent: 4577398 (1986-03-01), Sliwa

Affiliated with

Also associated with

Rating

Multiple chip interconnection system and package does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple chip interconnection system and package, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple chip interconnection system and package will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2162243