Multiple channel synchronized clock generation scheme

Details Multiple channel synchronized clock generation scheme Multiple channel synchronized clock generation scheme

2011-08-02

2011-08-02

Liu, Shuwang (Department: 2611)

Pulse or digital communications

Synchronizers

Self-synchronizing signal

C375S354000, C375S355000, C375S356000

Reexamination Certificate

active

07991101

ABSTRACT:
Multiple channel synchronized clock generation scheme. A novel approach is presented herein in which synchronized clock signals are generated that can be used in parallel processing of deserialized signals. When a serial input signal is received, it can be deserialized into a plurality of parallel signals, and each of these parallel signals can be processed at a frequency that is lower than the frequency of the serial signal. Overall, the frequency at which all of the parallel signals are processed can be the same or substantially close to the frequency of the serial signal, so that throughput within a communication system is not compromised or undesirably reduced. This novel approach is operable to perform independent adjustment of the operational parameters within an apparatus that is operable to perform multiple channel synchronized clock generation (e.g., phase rotation and/or division of signals within each of the individual channels can be adjusted independently).

REFERENCES:
patent: 5488639 (1996-01-01), MacWilliams et al.
patent: 5910964 (1999-06-01), Sugita
patent: 5949262 (1999-09-01), Dreps et al.
patent: 6894551 (2005-05-01), Johnson
patent: 7030674 (2006-04-01), Johnson
patent: 7573937 (2009-08-01), Baumgartner et al.
patent: 7605665 (2009-10-01), Chambers et al.
patent: 2003/0031133 (2003-02-01), Momtaz
patent: 2003/0117960 (2003-06-01), Quinlan et al.
patent: 2006/0119408 (2006-06-01), Chan et al.
patent: 2006/0164132 (2006-07-01), Martin et al.
patent: 2007/0164835 (2007-07-01), Co
patent: 2008/0018406 (2008-01-01), Fallahi et al.
patent: 2008/0049885 (2008-02-01), Inamdar
patent: 2008/0224910 (2008-09-01), Chen

Affiliated with

Also associated with

Rating

Multiple channel synchronized clock generation scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple channel synchronized clock generation scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple channel synchronized clock generation scheme will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2738283