Multiple-channel fault-tolerant clock system

Details Multiple-channel fault-tolerant clock system Multiple-channel fault-tolerant clock system

1993-02-03

1994-12-27

Beausoliel, Jr., Robert W.

Excavating

371 61, 395575, 326 35, 327292, G06F 1108

Patent

active

053772067

ABSTRACT:
A fault-tolerant clock having at least four channels, each providing its own clock output, and yet all clock output signals of all functioning channels being coherent with one another. One clock functions as a master with the other clocks of the remaining channels slaving themselves to that one clock. In view of a failure of the master, another clock reigns as the master clock to slave the remaining clocks. If the next master clock fails, then still another clock becomes a master to slave the remaining clock or clocks. The clocks are independently powered such that complete failure of one clock, including its power, does not necessarily prevent the other clocks from providing coherent outputs.

REFERENCES:
patent: 3522455 (1970-08-01), Thomas et al.
patent: 3662277 (1972-05-01), White
patent: 4239982 (1980-12-01), Smith et al.
patent: 4644498 (1987-02-01), Bedard et al.
patent: 4667328 (1987-03-01), Imran
patent: 4683570 (1987-07-01), Bedard et al.
patent: 4788670 (1988-11-01), Hofmann et al.
patent: 4839855 (1989-06-01), Van Driel
patent: 4899351 (1990-02-01), Bonke
patent: 4920540 (1990-04-01), Baty
patent: 4979191 (1990-12-01), Bond et al.
patent: 4984241 (1991-01-01), Truong
patent: 5202822 (1993-04-01), McLaughlin et al.
Tsuchimura et al. `Fault Tolerant IC Chip for Crystal Oscillators` 1991 IEEE pp. 232-237.
Van Allen et al. `An All Digital Phase Locked Loop Fault Tolerant Clock` 1991 pp. 3170-3173.
Ricky W. Butler, "Fault-Tolerant Clock Synchronization Techniques for Avionics Ssytems", Sep. 7-9, 1988, AIAA/AHS/ASEE Aircraft Design, Systems and Operations Meeting, Atlanta, Ga.
Ricky W. Butler, "A Survey of Provably Correct Fault-Tolerant Clock Synchronization Techniques", Feb. 1988, NASA Technical Memorandum 100553.
Ricky W. Butler, Daniel L. Palumbo, and Sally C. Johnson, "Fault-Tolerant Clock Synchronization Validation Methodology", Copyright 1987 American Institute of Aeronautics and Astronautics, Inc.
Ricky W. Butler and Sally C. Johnson, "Validation of a Fault-Tolerant Clock Synchronization System", 1984, NASA Technical Paper 2346.
Daniel Davies and John F. Wakerly, "Synchronization and Matching in Redundant Systems", Copyright 1978 IEEE, IEEE Transactions on Computers, vol. C-27, No. 6, Jun. 1978.
C. M. Krishna, Kang G. Shin, and Ricky W. Butler, "Ensuring Fault Tolerance of Phase-Locked Clocks", Copyright 1985 IEEE, IEEE Transactions on Computer vol. C-34, No. 8, Aug. 1985.
Albert L. Hopkins, Jr., T. Basil Smith, III, Jaynarayan H. Lala, "FTMP- A Highly Reliable Fault-Tolerant Multiprocessor for Aircraft", Proceedings of the IEEE, vol. 66, No. 10, Oct. 1978.
Jennifer Lundelius and Nancy Lynch, "A New Fault-Tolerant Algorithm for Clock Synchronization", Jul. 1984, Laboratory for Computer Science, Massachusetts Institute of Technology, MIT/LCS/TM-265 AD-A154 771.
T. Basil Smith, "Fault-Tolerant Clocking System", 1981 IEEE, pp. 262-264.
Harro L. Hartmann, Erhard Steiner, "Synchronization Techniques for Digital Networks", IEEE Journal on Selected Areas in Communications, vol., SAC-4, No. 4, Jul. 1986.
J. L. Kessels, "Two Designs of a Fault-Tolerant Clocking System", IEEE Transactions on Computers, vol. C-33, No. 10, Oct. 1984.
Leslie Lamport, Robert Shostak, and Marshall Pease, "The Byzantine Generals Problems", ACM Transactions on Programming Languages and Systems, vol. 4, No. 3, Jul. 1982, pp. 382-401.
Leslie Lamport and P. M. Melliar-Smith, "Synchronizing Clocks in the Presence of Faults", Journal of the Association for Computing Machinery, vol. 32, No. 1, Jan. 1985, pp. 52-78.
Leslie Lamport, P. M. Melliar-Smith, "Byzantine Clock Synchronization", the Proceedings of Third ACM Symposium on Principles of Distribute of Computing, 1984.
P. Thambidurai, A. M. Finn, R. M. Kieckhafer, C. J. Walter, "Clock Synchronization in Maft", 19th IEEE International Symposium on Fault-Tolerant Computing, 1989.
Kang G. Shin and P. Ramanathan, "Transmission Delays in Hardware Clock Synchronization", IEEE Transactions on Computers, vol. 37, 1988.
N. Vasanthavada, P. Thambidurai, P. N. Marinos, "Design of Fault-Tolerant Clocks with Realistic Failure Assumptions", 19th IEEE International Symposium on Fault-Tolerant Computing, 1989.
Nagesh Vasanthavada, Peter N. Marinos, "Synchronization of Fault-Tolerant Clocks in the Presence of Malicious Failures", in IEEE Transactions on Computers, vol. 37, 1988.
Ricky W. Butler, Daniel L. Palumbo, Sally C. Johnson, "Application of a Clock Synchronization Validation Methodology to the Sift Computer System", the IEEE 15th International Symposium on Fault-Tolerant Computing, 1985.
Anatol W. Holt and John M. Myers, "An Approach to the Analysis of Clock Networks", NASA Contract Report 166028, 1982.
Emil Sappl and Anita Zimmermann, "Navigation Experiment Navex Experimental Results of Clock Synchronisation", Translation in European Space Agency, ESA-TT-1084, Oct. 1987.

Affiliated with

Also associated with

Rating

Multiple-channel fault-tolerant clock system does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple-channel fault-tolerant clock system, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-channel fault-tolerant clock system will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-924141