Patent
1996-06-13
1998-02-10
Beausoliel, Jr., Robert W.
395181, 395308, G06F 1100
Patent
active
057178526
ABSTRACT:
In the bus constitution in an information processing unit for transferring data between a bus-master and bus-slave via a plurality of buses, if a fault occurs in a bus when data is transferred between the bus-master and bus-slave via the buses and the H side fault detection/reporting circuit of the bus-slave or the H side fault detection/processing circuit of the bus-master detects the fault, the data transfer via the bus is stopped and information indicating that the bus is faulty is stored in the bus status information keeping circuit. When the data transfer via the bus ends normally thereafter, the bus selector confirms that the bus is normal from the information of the bus status information keeping circuit and activates the L side bus controller so as to operate the bus and to transfer the data which cannot be transferred due to the bus fault via the bus.
REFERENCES:
patent: 4438494 (1984-03-01), Budde et al.
patent: 4456965 (1984-06-01), Graber et al.
patent: 4503535 (1985-03-01), Budde et al.
patent: 4672537 (1987-06-01), Katzman et al.
patent: 4750177 (1988-06-01), Hendrie et al.
patent: 4866604 (1989-09-01), Reid
patent: 5247522 (1993-09-01), Reiff
patent: 5257269 (1993-10-01), Hamauchi
patent: 5303353 (1994-04-01), Matsuura et al.
patent: 5345566 (1994-09-01), Tanji et al.
patent: 5404465 (1995-04-01), Novakovich et al.
Izuno Nobuaki
Kurosu Yasuo
Beausoliel, Jr. Robert W.
Hitachi , Ltd.
Palys Joseph E.
LandOfFree
Multiple bus control method and a system thereof does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple bus control method and a system thereof, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple bus control method and a system thereof will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-2085510