Multiple bus architecture for flexible communication among proce

Details Multiple bus architecture for flexible communication among proce Multiple bus architecture for flexible communication among proce

1992-05-19

1993-11-16

Fleming, Michael R.

Boots, shoes, and leggings

364DIG1, 364229, 3642315, 3642384, 364239, 3642391, 364240, 3642402, 3642403, 364243, 3642431, 3642531, 3642549, 364260260.1, 364270, G06F 1314, G06F 1316, G06F 1320

Patent

active

052631397

ABSTRACT:
A multiple bus architecture for flexible communication between processors, memory subsystems, and specialized subsystems over multiple high performance communication pathways. The multiple bus architecture enables flexible communication between processors and devices coupled to a multiprocessor bus, a system interconnect bus, an external bus, an input/output bus, and a memory subsystem. Processor modules coupled to multiprocessor bus slots access the memory subsystem over the multiprocessor bus. System interconnect modules coupled to system interconnect bus slots access the memory subsystem via the system interconnect bus, and the multiprocessor bus. Processor modules coupled to multiprocessor bus slots access devices on the external bus via the system interconnect bus.

REFERENCES:
patent: 4291370 (1981-09-01), Charles
patent: 4543628 (1985-09-01), Pomfret
patent: 4545068 (1985-10-01), Tabata et al.
patent: 4799146 (1989-06-01), Chauvel
patent: 4853846 (1989-08-01), Johnson et al.
patent: 4908749 (1990-03-01), Marshall et al.
patent: 4933845 (1990-06-01), Hayes
patent: 4959774 (1990-09-01), Davis
patent: 4961140 (1990-10-01), Pechanek et al.
patent: 4982321 (1991-01-01), Pantry et al.
patent: 5029074 (1991-07-01), Maskas et al.
patent: 5058051 (1991-10-01), Brooks
patent: 5097437 (1992-05-01), Larson
patent: 5126910 (1992-06-01), Windsor et al.
patent: 5142682 (1992-08-01), Lemay et al.
patent: 5145396 (1992-09-01), Yeung
patent: 5151997 (1992-09-01), Bailey et al.

Affiliated with

Also associated with

Rating

Multiple bus architecture for flexible communication among proce does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple bus architecture for flexible communication among proce, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple bus architecture for flexible communication among proce will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-28478