Static information storage and retrieval – Floating gate – Multiple values
Reexamination Certificate
2008-07-02
2010-06-01
Yoha, Connie C (Department: 2827)
Static information storage and retrieval
Floating gate
Multiple values
C365S185180, C365S185070
Reexamination Certificate
active
07729166
ABSTRACT:
A Multiple-bit per Cell (MBC) non-volatile memory apparatus, method, and system wherein a controller for writing/reading data to/from a memory array controls polarity of data by selectively inverting data words to maximize a number of bits to be programmed within (M−1) virtual pages and selectively inverts data words to minimize a number of bits to be programmed in an Mthvirtual page where M is the number of bits per cell. A corresponding polarity control flag is set when a data word is inverted. Data is selectively inverted according the corresponding polarity flag when being read from the M virtual pages. A number of the highest threshold voltage programming states in reduced. This provides tighter distribution of programmed cell threshold voltage, reduced power consumption, reduced programming time, and enhanced device reliability.
REFERENCES:
patent: 5303367 (1994-04-01), Leenstra et al.
patent: 5873112 (1999-02-01), Norman
patent: 5907855 (1999-05-01), Norman
patent: 6073208 (2000-06-01), Norman
patent: 6870763 (2005-03-01), Banks
patent: 6937510 (2005-08-01), Hosono et al.
patent: 7359245 (2008-04-01), Kim et al.
patent: 7561464 (2009-07-01), Toda
patent: 2008/0130351 (2008-06-01), Nirschi
Hara, T. et al., “A 146mm2 8Gb NAND Flash Memory with 70nm CMOS Technology”, ISSCC Session 2 Non-Volatile Memory 2.1, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 44, 45 and 584.
Byeon, D. et al., “An 8Gb Multi-Level NAND Flash Memory with 63nm STI CMOS Process Technology”, ISSCC Session 2 Non-Volatile Memory 2.2, IEEE International Solid-State Circuits Conference, Feb. 2005, pp. 46 and 47.
Kim, et al. “A 120-mm2 64 Mb NAND Flash Memory Archieving 180 ns/Byte Effective Program Speed,” IEEE Journal of Solid-State Circuits, vol. 32, No. 5, May 1977, pp. 670-680.
Suh, K. et al., “A 3.3 V 32 Mb NAND Flash Memory with Incremental Step Pulse Programming Scheme”, IEEE Journal of Solid-State Circuits, vol. 30, No. 11, Nov. 1995. pp. 1149-1156.
Takeuchi, K. et al., “A Multipage Cell Architecture for High-Speed Programming Multilevelnand Flash Memories”, IEEE Journal of Solid-State Circuits, vol. 33, Issue 8, Aug. 1998, pp. 1228-1238.
Imamiya, K. et al., “A 125-mm2 1-Gb NAND Flash Memory with 10-MByte/s Program Speed”, IEEE Journal of Solid-State Circuits. vol. 37, No. 11, Nov. 2002, pp. 1493-1501.
Jung, T. et al., “A 117-mm2 3.3-V Only 128-Mb Multilevel NAND Flash Memory for Mass Storage Applications,” IEEE Journal of Solid-State Circuits, vol. 31, No. 11, Nov. 1996, pp. 1575-1583.
Lee, S. et al., “A 3.3V 4Gb Four-Level NAND Flash Memory with 90nm CMOS Technology”, ISSCC 2004/Session 2 Non-Volatile Memory/2.7, IEEE International Solid-State Circuits Conference, Feb. 15-19, 2004,Digest of Technical Papers, pp. 52-513, vol. 1, XP010722148, ISBN: 0-7803-8267-6.
Takeuchi, K. et al, “A 56nm CMOS 99mm2 8Gb Multi-level NAND Flash Memory with 10MB/s Program Throughput”, Solid-State Circuits, 2006 IEEE International Conference Digest of Technical Papers, Session 7, Feb. 6-9, 2006, pp. 507-516, ISBN: 1-4244-0079-1.
Samsung Electronics Co. Ltd, “1G x 8 Bit / 1G x 8 Bit NAND Flash Memory”, K9F8GO8UXM, May 31, 2007, pp. 1-54.
Samsung Electronics Co. Ltd, “512M x 8 Bit / 1G x 8 Bit NAND Flash Memory”, K9XXGO8UXA, May 7, 2006, pp. 1-43.
Lee J. et al., “A 90-nm CMOS 1.8-V 2Gb NAND Flash Memory for Mass Storage Applications”, IEEE Journal of Solid- State Circuits, vol. 38, No. 11, Nov. 2003. pp. 1934-1942.
Kim Jin-Ki
Petrie William Francis
Mosaid Technologies Incorporated
Yoha Connie C
LandOfFree
Multiple-bit per cell (MBC) non-volatile memory apparatus... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multiple-bit per cell (MBC) non-volatile memory apparatus..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple-bit per cell (MBC) non-volatile memory apparatus... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4191939