Multiple bit error detection and correction system employing a m

Details Multiple bit error detection and correction system employing a m Multiple bit error detection and correction system employing a m

1989-06-09

1992-03-24

Smith, Jerry

Excavating

G06F 1110, G11C 2900, H03M 1300

Patent

active

050994840

ABSTRACT:
An error detection and correction scheme is provided utilizing a modified Reed-Solomon code which has been optimized to detect erroneous memory location accessing and catastrophic failure condition of data containing either all ones or all zeros for N-bit wide semiconductor random access memories. When data is written to memory, the scheme calculates a series of check bits to represent a data word and the address of the location that the data word is to be stored and stores that information in memory. When data is read from memory, a series of syndromes are calculated based upon the data read and its memory location. These syndromes are compared which enables the system to detect which symbol of the data word an error occurs and the corrected value of that symbol.

REFERENCES:
patent: Re28421 (1975-05-01), Rouse
patent: 3231858 (1966-01-01), Toumenokska et al.
patent: 4345328 (1982-08-01), White
patent: 4375664 (1983-03-01), Kim
patent: 4388684 (1983-06-01), Nibby, Jr. et al.
patent: 4413339 (1983-11-01), Riggle et al.
patent: 4567594 (1986-01-01), Deodhar
patent: 4617664 (1986-10-01), Aichelmann, Jr. et al.
patent: 4682332 (1987-07-01), Okamoto et al.
patent: 4763332 (1988-08-01), Glover
patent: 4852100 (1989-07-01), Christensen et al.
patent: 4866717 (1989-09-01), Murai et al.
IEEE Transactions on Computers, vol. C-31, No. 7, Jul., 1982, pp. 596-602.
IBM Journal of Research & Development, vol. 28, No. 2, Mar., 1984, pp. 124-134.
IEEE Transactions on Information Theory, vol. IT-32, No. 2, Mar., 1986, pp. 181-185.
IEEE Transactions on Computers, vol. C-35, No. 7, Jul., 1986, pp. 646-648.

Affiliated with

Also associated with

Rating

Multiple bit error detection and correction system employing a m does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple bit error detection and correction system employing a m, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple bit error detection and correction system employing a m will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2016295