Multiple address space mapping technique for shared memory where

Details Multiple address space mapping technique for shared memory where Multiple address space mapping technique for shared memory where

1989-08-23

1992-06-16

Lee, Thomas C.

Boots, shoes, and leggings

3642564, 3642565, 3649614, 364DIG1, 364DIG2, G06F 1208, G06F 1210

Patent

active

051231018

ABSTRACT:
Virtual addresses from multiple address spaces are translated to real addresses in main memory by generating for each virtual address an address space identifier (AID) identifying its address space. Then, the virtual address and its AID are used to obtain the real address. The address spaces include a shared address space, from which the processor can provide a virtual address at any time, as well as switched address spaces, from one of which the processor can provide a virtual address at a given time. A dedicated VLSI map cache translates by keeping the most recently accessed mapping entries, each of which associates a virtual address and its AID with a real address. If the virtual address is from the shared address space, the map cache uses the shared AID, but if not, the map cache uses the current switched AID for the processor providing the virtual address. Each processor in a shared memory multiprocessor may execute a map cache fault handling routine from a bypass area in memory when it encounters a map cache miss. The map cache obtains a bypass area real address algorithmically based on the virtual address, so that a map cache miss cannot occur in accessing the bypass area. The bypass area also includes a hashed map table, which includes only entries for pages loaded into main memory and all entries for those pages. Therefore, a map table fault occurs only when a page fault occurs, and is handled by another routine stored in the bypass area. The map cache includes features that must be in hardware for reasons of speed, while the bypass area contents provide the remaining functionality in software which can be modified easily to enhance function or performance.

REFERENCES:
patent: 3829840 (1974-08-01), Burk et al.
patent: 4004278 (1977-01-01), Nagashima
patent: 4145738 (1979-03-01), Inoue et al.
patent: 4253142 (1981-02-01), Bavoux et al.
patent: 4264953 (1981-04-01), Douglas et al.
patent: 4414620 (1983-11-01), Tsuchimoto et al.
patent: 4481573 (1984-11-01), Fukunaga et al.
patent: 4495575 (1985-01-01), Eguchi
patent: 4577274 (1986-03-01), Ho et al.
patent: 4638426 (1987-01-01), Chang et al.
patent: 4669043 (1987-05-01), Kaplinsky
patent: 4677546 (1987-06-01), Freeman et al.
patent: 4680700 (1987-07-01), Hester et al.
patent: 4733350 (1988-03-01), Tone et al.
patent: 4757447 (1988-07-01), Woffinden
patent: 4763244 (1988-08-01), Moyer et al.
patent: 4774653 (1988-09-01), James
patent: 4774659 (1988-09-01), Smith et al.
patent: 4775955 (1988-10-01), Liu
patent: 4785392 (1988-11-01), Maier et al.
patent: 4785398 (1988-11-01), Joyce et al.
patent: 4787030 (1988-11-01), Harter et al.
patent: 4807119 (1989-02-01), Suga
patent: 4812969 (1989-03-01), Takagi et al.
patent: 4843542 (1989-06-01), Dashiell et al.
patent: 4849881 (1989-07-01), Eguchi
patent: 4870572 (1989-09-01), Hosono et al.
patent: 4884197 (1989-11-01), Sachs et al.
patent: 4945470 (1990-07-01), Takahashi
patent: 4991082 (1991-02-01), Yoshizawa et al.
patent: 5045996 (1991-09-01), Barth et al.
patent: 6769770 (1988-09-01), Miyadera et al.
Sindhu, "The Dragon.RTM. Memory System", Slides shown with talk delivered Nov. 12, 1985.
Katz, R. H. et al., "Implementing a Cache Consistency Protocol", Proceedings: 12th Annual International Symposium on Computer Architecture, Jun. 17-19, 1985, Boston, Computer Society Press, Piscataway, N.Y., 1985, pp. 276-283.
Goodman, James R., "Using Cache Memory to Reduce Processor-Memory Traffic", 10th Annual International Symposium on Computer Architecture, 1983, Computer Society Press, Piscataway, N.Y. 1983, 124-131.
Monier, Louis et al., "The Architecture of the Dragon", delivered at IEEE 1985 Compcon, San Francisco, Spring 1985.
McCreight, E. M., "The Dragon Computer System", Proceedings of the NATO Advanced Study Institute on Microarchitecture of VLSI Computers, Urbino, Jul. 1984, pp. 83-101.
Thakkar, S. S. et al., "A High-Performance Memory Management Scheme", May 1986, IEEE Computer, pp. 8-19.
Electronic message from Freige, PA on the subject "Abstract for Pradeep Sindhu `The Dragon Memory System`, Nov. 12, 1985", Oct. 16, 1985.

Affiliated with

Also associated with

Rating

Multiple address space mapping technique for shared memory where does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiple address space mapping technique for shared memory where, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiple address space mapping technique for shared memory where will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1760020