Multiphase resonant pulse generators

Details Multiphase resonant pulse generators Multiphase resonant pulse generators

2007-04-10

2007-04-10

Callahan, Timothy P. (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Generating sinusoidal output

C327S291000, C327S101000, C327S164000, C331S03600C, C331S03600C, C331S128000

Reexamination Certificate

active

11420950

ABSTRACT:
A multiphase resonant pulse generator (74) has N groups of N−1 switches (44,46,48) which, when activated, form N paths from a power supply (Vdc) to ground or a reference voltage. Here N is a positive integer greater than 2. Each of the paths includes an inductance (38,40,42) and N−1 switches. The signal outputs (X1,X2,X3) from each of the N paths are cross coupled to switches belonging to the other N−1 paths to active or deactivate the groups of switches.

REFERENCES:
patent: 3919656 (1975-11-01), Sokal et al.
patent: 3931528 (1976-01-01), Farnsworth et al.
patent: 5107136 (1992-04-01), Stekelenburg
patent: 5126580 (1992-06-01), Hiraoka
patent: 5396195 (1995-03-01), Gabara
patent: 5506520 (1996-04-01), Frank et al.
patent: 5559463 (1996-09-01), Denker et al.
patent: 5559478 (1996-09-01), Athas et al.
patent: 5734285 (1998-03-01), Harvey
patent: 5789723 (1998-08-01), Hirst
patent: 5821923 (1998-10-01), Van Amesfoort et al.
patent: 6140848 (2000-10-01), Harvey
patent: 6201420 (2001-03-01), Harvey
patent: 6465990 (2002-10-01), Acatrinei et al.
patent: 7005935 (2006-02-01), Moore
patent: 7075347 (2006-07-01), Athas
patent: 7088971 (2006-08-01), Burgener et al.
patent: 2003/0181186 (2003-09-01), Sorrells et al.
patent: 2004/0074303 (2004-04-01), Matsiev et al.
patent: 2004/0130362 (2004-07-01), Athas
patent: 2006/0076338 (2006-04-01), Kagan
patent: WO94/15394 (1994-07-01), None
patent: WO97/09783 (1997-03-01), None
patent: WO02/15400 (2002-02-01), None
International Preliminary Examination Report, dated Nov. 12, 2002 for PCT application No. PCT/US01/24801.
Athas W.C. et al. A Low-Power Microprocessor Based on Resonant Energy, IEEE Journal of Solid-State Circuits, Nov. 1997, pp. 1693-1701. (Abstract only).
Athas W.C. et al. A Resonant Signal Driver for Two-Phase, Almost-Non-Overlapping Clocks, Proceedings of the 1996 International Symposium on Circuits and Systems, Atlanta, GA, May 12-15, 1996. Abstract & article, pp. 129-132.
Athas, W.C. Practical Considerations of Clock-Powered Logic. Paper given at the International Symposium on Low Power Electronics and Design, Feb. 2000, 6 pages.
Athas, W.C. Pulsed-Power Techniques for Energy-Efficient Portable Computing Systems Final Scientific & Technical Report. Report Number PPT-STR-4 to University of Southern California, Jan. 2000. 46 pages.
Athas, W.C. et al. The Design and Implementation of a Low-Power, Clock-Powered Microprocessor. Draft of paper delivered to the Proc. of the Fourth Great Lakes Symposium of VLSI Design, IEEE Press, pp. 159-164, Mar. 1994.
Athas, W.C. et al. An Energy-Efficient CMOS Line Driver Using Adiabatic Switching, ACMOS-TR-2. Jul. 1993.
Athas, W.C. et al. Energy-Recovery CMOS for Highly Pipelined DSP Designs. Proc of the International Symposium on Low-Power Electronics and Design, Monterey, CA Aug. 12-14, 1996. IEEE, 4 pages.
Athas, W. et al. AC-1: A Clock-Powered Microprocessor. Proc. of the International Symposium on Low-Power Electronics and Design, Monterey, CA, Aug. 18-20, 1997. 6 pages.
Athas, W. Low-Power VLSI Techniques for Applications in Embedded Computing. IEEE Alessandro Volta Memorial Workshop on Low-Power Design, IEEE Computer Society Press, Mar. 1999, pp. 14-22. Abstract only.
Athas, W.C. et al. Energy Recovery for Low-Power CMOS, in the Proc. Of the 1995 Chapel Hill Conference on Advanced Research in VLSI, IEEE Press, Chapel Hill, NC, Mar. 27-29, 1995. Abstract only.
Athas, W.C. et al. Low-Power Digital Systems Based on Adiabatic-Switching Principles, in the IEEE Transactions on VLSI Systems, pp. 398-407, Dec. 1994. Abstract only.
Athas, W.C. et al. Reversible Logic Issues in Adiabatic CMOS, in the Proc. Of the IEEE 1994 Workshop on Physics and Computing. 1994.
Athas, W.C. et al. A Framework for Practical Low-Power Digital CMOS Systems using Adiabatic Switching Principles, in the Proc. Of the Int'l Workshop on Low-Power Design, pp. 189-194, Apr. 1994.
Athas, W.C. Energy-Recovery CMOS. In Rabaey, Pedram (Ed.), Low Power Design Methodologies, Kluwer, 1996.
Dharmasena, S. et al. Startup Energies in Energy-Recovery CMOS, in Proc. Of Phys.Comp '986, Boston, MA, Nov. 22-24, 1996. Abstract only.
Denker J.S. A Review of Adiabatic Computing, 1994 IEEE Symposium on Low Power Electronics, Oct. 1994.
Dickinson, A.G. et al. Adiabatic Dynamic Logic. IEEE Journal of Solid-State Circuits, Mar. 1995, pp. 311-315.
Koller, J.G. et al. Thermal Logic Circuits, in the Proc. Of the IEEE 1994 Workshop on Physics and Computing. Abstract only.
Koller, J.G. et al. Adiabatic Switching, Low Energy Computing, and the Physics of Storing and Erasing Information, in the Proc. Of the Workshop on Physics and Computation, PhysCmp 92, Oct. 1992; IEEE Press, 1993. Abstract only.
Rofougaran, A. et al. SP 24.6: A 900 MHz CMOS LC-Oscillator with Quadrature Outputs. 1996 IEEE International Solid-State Circuits Conference, pp. 392-393.
Sokal, N.O. Class E High-Efficiency Switching-Mode Tuned Power Amplifier with Only One Inductor and One Capacitor in Load network—Approximate Analysis. In IEEE Journal of Solid-State Circuits, vol. SC-16, No. 4, Aug. 1981, pp. 380-384.
Sokal, N.O. et al. Class E—A New Class of High-Efficiency Tuned Single-Ended Switching Power Amplifiers. In IEEE Journal of Solid-State Circuits, vol. SC-10, No. 3, Jun. 1975, pp. 168-175.
Svensson L. et al. A Sub-CV2 Pad Driver With 10ns Transition Times, Proceedings of the International Symposium on Low-Power Electronics and Design, Monterey, California Aug. 1994. 1996. 4 pages.
Svensson L.. Adiabatic Charging Without Inductors, Proceedings of the International Workshop on Low-Power Design, San Diego, California, Apr. 1994, pp. 159-164.
Tee, L. et al. Charge Recovery and Adiabatic Switching in Digital Logic, EE 241 Midterm Report, Mar. 1997. 6 pages.
Tee, L. et al. Charge Recycling Clocking for Adiabatic Style Logic, EE241 Final Report May 1997.
Tzartzanis, N. et al. Clock-Powered Logic for a 50 MHz Low-Power RISC Datapath. In the Proc. Of the 1997 International Solid-State Circuits Conference, San Francisco, CA Feb. 6-8, 1997. 4 pages.
Tzartzanis, N. et al. Clock-Powered CMOS: A Hybrid Adiabatic Logic Style for Energy-Efficient Computing, 20th Anniversary Conference on Advanced Research in VLSI, IEEE Computer Society Press, Mar. 1999, pp. 137-151.
Tzartzanis, n. et al. Energy Recovery for the Design of High-Speed, Low-Power Static RAMS, in the Proc. Of the International Symposium on Low-Power Electronics and Design, pp. 55-60, Monterey, California, Aug. 12-14, 1996.
Tzartzanis, N. et al. Retractile Clock-Powered Logic, Proc. of the 1999 International Symposium on Low-Power Electronics and Design, pp. 18-23, San Diego, CA, Aug. 16-17, 1999. Abstract & slides presented only.
Tzartzanis, N. et al. Design and Analysis of a Low-Power Energy-Recovery Adder, in the Proc. Of the fifth Great Lakes Symposium on VLSI Design, IEEE Press, pp. 66-69, Buffalo, NY, Mar. 16-18, 1995.
Tzartzanis, N. Energy-Recovery Techniques for CMOS Microprocessor Design, EE-Systems Department, University of Southern California, Aug. 1998.

Affiliated with

Also associated with

Rating

Multiphase resonant pulse generators does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiphase resonant pulse generators, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiphase resonant pulse generators will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-3764752