Multiphase clock generator with enhanced phase control

Details Multiphase clock generator with enhanced phase control Multiphase clock generator with enhanced phase control

2008-12-23

2010-10-26

Cox, Cassandra (Department: 2816)

Miscellaneous active electrical nonlinear devices, circuits, and

Signal converting, shaping, or generating

Phase shift by less than period of input

C327S158000

Reexamination Certificate

active

07821316

ABSTRACT:
A multi-phase clock generator circuit receives an input clock signal and produces multiple output clock signal, each from a respective delay stage of a multi-stage voltage-controlled delay line (VCDL). The rising edges of the multiple output clock signals produced by the circuit are substantially equidistant in time from one another and have substantially equal phase spacing.

REFERENCES:
patent: 5063579 (1991-11-01), Sasaki et al.
patent: 5396523 (1995-03-01), Hedberg
patent: 5436939 (1995-07-01), Co et al.
patent: 5781055 (1998-07-01), Bhagwan
patent: 6137328 (2000-10-01), Sung
patent: 6256362 (2001-07-01), Goldman
patent: 6441659 (2002-08-01), Demone
patent: 6441667 (2002-08-01), Boerstler et al.
patent: 6480049 (2002-11-01), Boerstler et al.
patent: 6633190 (2003-10-01), Alvandpour et al.
patent: 6650157 (2003-11-01), Amick et al.
patent: 6664861 (2003-12-01), Murakami
patent: 6703879 (2004-03-01), Okuda et al.
patent: 6717887 (2004-04-01), Kono et al.
patent: 6741110 (2004-05-01), Roisen
patent: 6943599 (2005-09-01), Ngo
patent: 7009441 (2006-03-01), Fiedler
patent: 7030674 (2006-04-01), Johnson
patent: 7030705 (2006-04-01), Kim
patent: 7054374 (2006-05-01), Jensen
patent: 7068086 (2006-06-01), Takeda
patent: 7088158 (2006-08-01), Block
patent: 7116746 (2006-10-01), Nagano
patent: 7221723 (2007-05-01), Walker
patent: 7301383 (2007-11-01), Suzuki
patent: 7330059 (2008-02-01), Tai et al.
patent: 7400181 (2008-07-01), Metz et al.
patent: 7489176 (2009-02-01), Kaviani et al.
patent: 7518423 (2009-04-01), Kumata
patent: 2003/0210758 (2003-11-01), Lee et al.
patent: 2005/0040876 (2005-02-01), Jeon
patent: 2007/0098128 (2007-05-01), Ishida et al.
In the United States Patent and Trademark Office, in re.: U.S. Appl. No. 12/163,008, filed Jun. 27, 2008, Non-Final Office Action dated Sep. 1, 2009, 10 pages.
Eckerbert, D. et al., “A Mixed-Mode Delay-Locked-Loop Architecture”, Proceedings of the 21st International Conference on Computer Design, 2003, 3 pages.
Liu, T-T. et al., “A 1-4 GHz DLL Based Low-Jitter Multi-Phase Clock Generator for Low-Band Ultra-Wideband Application”, IEEE Asia-Pacific Conference on Advanced System Integrated Circuits (AP-ASIC), 2004, 330-333.
Wu, L. et al., “A Low-Jitter Skew-Calibrated Multi-Phase Clock Generator for Time-Interleaved Applications”, IEEE International Solid State Circuits Conference, 2001, 25.3, 3 pages.
Daneshgaran, F. et al., “Transreceiver Front-End Technology for Software Radio Implementation of Wideband Satellite Communication Systems”, Jul. 25, 2002, 29 pages, www.euroconcepts.it.

Affiliated with

Also associated with

Rating

Multiphase clock generator with enhanced phase control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multiphase clock generator with enhanced phase control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multiphase clock generator with enhanced phase control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4153950