Multinode reconfigurable pipeline computer

Details Multinode reconfigurable pipeline computer Multinode reconfigurable pipeline computer

1986-11-14

1989-03-07

Shaw, Gareth D.

Boots, shoes, and leggings

G06F 900, G06F 1516

Patent

active

048112143

ABSTRACT:
A multinode parallel-processing computer is made up of a plurality of innerconnected, large capacity nodes each including a reconfigurable pipeline of functional units such as Integer Arithmetic Logic Processors, Floating Point Arithmetic Processors, Special Purpose Processors, etc. The reconfigurable pipeline of each node is connected to a multiplane memory by a Memory-ALU switch NETwork (MASNET). The reconfigurable pipeline includes three (3) basic substructures formed from functional units which have been found to be sufficient to perform the bulk of all calculations. The MASNET controls the flow of signals from the memory planes to the reconfigurable pipeline and vice versa. the nodes are connectable together by an internode data router (hyperspace router) so as to form a hypercube configuration. The capability of the nodes to conditionally configure the pipeline at each tick of the clock, without requiring a pipeline flush, permits many powerful algorithms to be implemented directly.

REFERENCES:
patent: 3787673 (1974-01-01), Watson et al.
patent: 3875391 (1975-04-01), Shapiro et al.
patent: 3978452 (1976-08-01), Barton et al.
patent: 3990732 (1976-11-01), Reicherl
patent: 4051551 (1977-09-01), Lawrie et al.
patent: 4101960 (1978-07-01), Stokes et al.
patent: 4161036 (1979-07-01), Morris et al.
patent: 4174514 (1979-11-01), Sternberg
patent: 4225920 (1980-09-01), Stikes et al.
patent: 4228497 (1980-10-01), Gupta et al.
patent: 4244019 (1981-01-01), Anderson et al.
patent: 4247892 (1981-01-01), Lawrence
patent: 4270181 (1981-05-01), Tanakura et al.
patent: 4307447 (1981-12-01), Provanzano et al.
patent: 4363094 (1982-12-01), Kaul et al.
patent: 4438494 (1984-05-01), Budde et al.
patent: 4442498 (1984-04-01), Rosen
patent: 4454489 (1984-06-01), Donazzan et al.
patent: 4454578 (1984-06-01), Matsumoto et al.
patent: 4467409 (1984-08-01), Potash et al.
patent: 4482953 (1984-11-01), Burke et al.
patent: 4491020 (1985-01-01), Chubachi
patent: 4498134 (1985-02-01), Hansen et al.
patent: 4507728 (1985-03-01), Sakamoto
patent: 4589067 (1986-05-01), Porter et al.
patent: 4594655 (1986-01-01), Hao et al.
patent: 4612628 (1986-09-01), Beauchamp et al.
patent: 4621339 (1986-11-01), Wagner et al.
patent: 4761755 (1988-08-01), Ardini, Jr. et al.
Schneck et al., "Parallel Processor Programs in the Federal Government", IEEE Computer, Jun., 1985, pp. 43-56.
Kogge, Peter, "The Microprogramming of Pipelined Processors", The 4th Annual Symposium on Computer Architecture Conference Proceedings, ACM, Mar. 1977, pp. 63-69.
Nosenchuck et al., "Two-Dimensional Nonsteady Viscous Flow Simulation on the Navier-Stokes Computer MiniNode", Journal of Scientific Computing, vol. 1, No. 1, 1986, pp. 53-71.

Affiliated with

Also associated with

Rating

Multinode reconfigurable pipeline computer does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multinode reconfigurable pipeline computer, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multinode reconfigurable pipeline computer will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-1674429