Boots – shoes – and leggings
Patent
1985-04-01
1988-03-29
Shaw, Gareth D.
Boots, shoes, and leggings
G06F 900
Patent
active
047348828
ABSTRACT:
An interrupt request handling mechanism employs a portion of the address portion of the data processing system's communication bus. All interrupt requests to a processor are handled by an associated interrupt controller that is coupled between the prescribed address lines and the processor. As interrupt requests are received they are temporarily stored in memory. The storage locations of the memory are successively scanned, beginning with the memory address having the highest priority level and proceeding through successively lesser orders of priority locations until an interrupt request has been found. That located "highest" priority level interrupt request that is stored in memory is placed in a buffer register the contents of which are compared, on a continual basis, with the level of the task being executed by the processor. Upon the level of the task under execution by the processor falling below that associated with the contents of the buffer register, the interrupt controller couples the contents of the buffer register to the processor as an interrupt. When the processor acknowledges capture of the interrupt from the interrupt controller, the corresponding storage location in memory is erased.
REFERENCES:
patent: 3665415 (1972-05-01), Beard et al.
patent: 4023143 (1977-05-01), Braunstein
patent: 4096564 (1978-06-01), Inose et al.
patent: 4181941 (1980-01-01), Godsey
patent: 4291371 (1981-09-01), Holtey
patent: 4349873 (1982-09-01), Gunter et al.
patent: 4453214 (1984-06-01), Adcock
patent: 4470111 (1984-09-01), Jenkins et al.
Harris Corp.
Mills John G.
Shaw Gareth D.
LandOfFree
Multilevel interrupt handling scheme does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilevel interrupt handling scheme, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel interrupt handling scheme will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1093556