Active solid-state devices (e.g. – transistors – solid-state diode – Gate arrays
Patent
1995-03-21
1997-03-18
Loke, Steven H.
Active solid-state devices (e.g., transistors, solid-state diode
Gate arrays
257 67, 257 74, 257211, 257347, 257350, 257278, H01L 2710, H01L 2976, H01L 2904, H01L 2701
Patent
active
056125526
ABSTRACT:
A multilevel gate array MOS-type integrated circuit structure is described wherein each source, drain, and gate electrode region in the integrated circuit structure is accessible directly through a contact opening formed normal to the plane of the underlying substrate through an overlying insulation layer. The multilevel gate array MOS-type integrated circuit structure of the invention comprises a substrate; a first semiconductor device level comprising one or more first source regions, one or more first drain regions, and one or more first gate electrode regions; and a second semiconductor device level formed over the first semiconductor device level and comprising one or more second source regions arranged to permit access, normal to the plane of the underlying substrate, to an underlying first source region in the first level, one or more second drain regions arranged to permit access, normal to the plane of the underlying substrate, to an underlying drain region in the first level, and one or more second gate electrode regions arranged to permit access, normal to the plane of the underlying substrate, to an underlying gate electrode region in the first level; whereby contact openings may be formed, normal to the plane of the substrate, to each of the source, drain, and gate electrode regions in both semiconductor device levels.
REFERENCES:
patent: 4487635 (1984-12-01), Kugimiya et al.
patent: 4489478 (1984-12-01), Sakurai
patent: 4554572 (1985-11-01), Chatterjee
patent: 4630089 (1986-12-01), Sasaki et al.
patent: 4679299 (1987-07-01), Szluk et al.
patent: 5006913 (1991-04-01), Sugahara et al.
Wolf, Stanley, Silicon Processing for the VLSI Era, vol. 1: Process Technology, Sunset Beach, CA: Lattice Press, 1986, pp. 124-197.
Loke Steven H.
LSI Logic Corporation
Taylor John P.
LandOfFree
Multilevel gate array integrated circuit structure with perpendi does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilevel gate array integrated circuit structure with perpendi, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilevel gate array integrated circuit structure with perpendi will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-1707986