Electricity: measuring and testing – Measuring – testing – or sensing electricity – per se – With rotor
Patent
1985-12-16
1988-09-13
Eisenzopf, Reinhard J.
Electricity: measuring and testing
Measuring, testing, or sensing electricity, per se
With rotor
324 73R, G01R 3102
Patent
active
047712368
ABSTRACT:
An improved apparatus for stress testing a plurality of electronic circuits each formed on a wafer-like chip along at least one edge thereof and comprising a separate socket (60 of FIG. 1) having a set of contacts for receiving and holding one of the wafers with the set of contacts making contact with the edge contacts of the wafer it is holding and a plurality of terminal pins which are connected to the wafer edge contacts through the set of contacts and with the terminal pins of each socket being arranged in identical patterns. The apparatus comprises a multilayered printed circuit board (FIG. 4) having a plurality of identical groups of conductively plated holes (PTHs) (FIG. 15) formed therein for each socket and with each group of PTH's comprising the plurality of pin terminal holes (FIG. 15) arranged to receive the terminal pins of one of the sockets and a plurality of via holes (FIG. 15) formed therein around each socket to provide conduction between layers of said multilayered board for each socket and further with the via holes of each group of PTHs being of identical patterns, a plurality of printed circuit resistors (154 of FIG. 15) formed in one or more layers of the multilayered printed circuit board with each resistor being connected between a pin terminal hole and a via hole of the group of holes of each socket and exclusive of any other pin terminal hole or via hole with respect to connecting a resistor therebetween. Also provided is a plurality of conductive leads (lead 172 of FIG. 19 and lead 208 of FIG. 20) for connecting together the corresponding via holes of each of the sockets, and the corresponding via holes of each of the sockets, a plurality of signal sources (signal sources 1, 2, and 8 of FIG. 12) for supplying a unique signal to each group of corresponding via holes via a unique one of the conductive means, and a voltage source (+VCC and PGA of FIG. 12) for providing a common voltage source on a selected layer of the multilayered printed circuit board between selected ones of the plated through holes of each socket.
REFERENCES:
patent: 3628095 (1971-12-01), Schwartz et al.
patent: 3648364 (1972-03-01), Endo
patent: 3753046 (1973-08-01), Towell
patent: 3963986 (1976-06-01), Morton et al.
patent: 3964087 (1976-06-01), Mallon
patent: 4562092 (1985-12-01), Wiech, Jr.
patent: 4574235 (1986-03-01), Kelly et al.
"Resistors on Multilayer Ceramic Substrates", by Burgess et al, IBM Tech. Disc. Bull., vol. 26, #4, Sep. 83, pp. 1973-1974.
"Semiconductor Chip Ceramic Carrier with Internal Resistors", IBM Tech. Disc. Bull., vol. 28 #3, Aug. 85, p. 1057.
"MLC Top Surface Metallurgy with Cr/SiO Resistors", IBM Tech. Disc. Bull., vol. 23, #5, 10/80, pp. 1835-1836, by Gow et al.
"Module Test Socket", by Kam, IBM Tech. Disc. Bull., vol. 22, #8A, 1/80, pp. 3148-3149.
"Impedance Terminator for AC Testing Monolithic Chips", by Bove et al., IBM Tech. Disc. Bull., vol. 15, #9, 2/73, pp. 2681-2682.
"Multilayer Circuit Board", by Cannizzaro et al., IBM Tech. Disc. Bull., vol. 13, #7, 12/70, p. 2075.
Burns W.
Eisenzopf Reinhard J.
Porter George J.
LandOfFree
Multilayered printed circuit board type resistor isolated tray f does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilayered printed circuit board type resistor isolated tray f, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayered printed circuit board type resistor isolated tray f will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-808297