Active solid-state devices (e.g. – transistors – solid-state diode – Housing or package – With contact or lead
Reexamination Certificate
2005-08-02
2005-08-02
Thai, Luan (Department: 2829)
Active solid-state devices (e.g., transistors, solid-state diode
Housing or package
With contact or lead
C257S700000, C257S774000, C438S622000
Reexamination Certificate
active
06924552
ABSTRACT:
A multilayered integrated circuit and a method of designing a multilayered integrated circuit are provided. The circuit comprises at least two conductive layers and extraneous conductive lines placed in the conductive layers. The extraneous conductive lines are made of a material which is the same as the material in the conductive layers and have dimensions which are the same as the dimension of the material in the conductive layers. The extraneous conductive lines perform functions which are unnecessary to the operation of the integrated circuit and are undistinguishable from the functional conductive lines, thus burdening the work of a reverse engineer. The method of designing the multilayered circuit comprises a step of providing a computer generated representation of the extraneous conductive lines.
REFERENCES:
patent: 5783846 (1998-07-01), Baukus et al.
patent: 5866933 (1999-02-01), Baukus et al.
patent: 5973375 (1999-10-01), Baukus et al.
patent: 6117762 (2000-09-01), Baukus et al.
patent: 6207479 (2001-03-01), Liew et al.
patent: 6413847 (2002-07-01), Yeh et al.
patent: 6528885 (2003-03-01), Vajana et al.
patent: 2002/0024148 (2002-02-01), Itoh
patent: 2002/0079564 (2002-06-01), Vajana et al.
patent: 1 193 758 (2002-04-01), None
patent: 2001-284357 (2001-10-01), None
patent: 02/43147 (2002-05-01), None
Rovedo. Nivo, et al., “Introducing IBM'S First Cooper Wiring Foundry Technology: Design, Development, and Qualification of CMOS 7SF, a 18-μm Dual-Oxide Technology for SRAM, ASICs, and Embedded DRAM,”MicroNews, Fourth Quarter 2000, vol 6, No. 4, INTERNET: <http://www-3.ibm.com/chips/micronews/vol16_no4/rovedo.html> 7 pages (Feb. 15, 2002).
Sze, S.M.,VSLI Technology, McGraw-Hill, pp. 99, 447, 461-465 (1983).
Baukus James P.
Chow Lap-Wai
Clark Jr. William M.
Ou Yang Paul
HRL Laboratories LLC
Ladas & Parry LLP
Promtek
Thai Luan
LandOfFree
Multilayered integrated circuit with extraneous conductive... does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilayered integrated circuit with extraneous conductive..., we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayered integrated circuit with extraneous conductive... will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3440530