Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2006-07-04
2006-07-04
Cuneo, Kamand (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S264000
Reexamination Certificate
active
07071424
ABSTRACT:
The present invention provides a multilayer printed wiring board having a filled viahole structure advantageously usable for forming a fine circuit pattern thereon, and having an excellent resistance against cracking under a thermal shock or due to heat cycle. The multilayer printed wiring board is comprised of conductor circuitry layers and interlaminar insulative resin layers deposited alternately one on another, the interlaminar insulative resin layers each having formed through them holes each filled with a plating layer to form a viahole. The surface of the plating layer exposed out of the hole for the viahole is formed substantially flat and lies at a substantially same level as the surface of the conductor circuit disposed in the interlaminar insulative resin layer. The thickness of the conductor circuitry layer is less than a half of the viahole diameter and less than 25 μm. The inner wall of the hole formed in the interlaminar insulative resin layer is roughened and an electroless plating layer is deposited on the roughened surface. An electroplating layer is filled in the hole including the electroless plating layer to form the viahole. The interlaminar insulative resin layer is formed from a composite of a fluororesin showing a high fracture toughness and a heat-resistant thermoplastic resin, a composite of fluororesin and thermosetting resin or a composite of thermosetting and thermoplastic resins.
REFERENCES:
patent: 4680220 (1987-07-01), Johnson
patent: 4747897 (1988-05-01), Johnson
patent: 4769270 (1988-09-01), Nagamatsu et al.
patent: 4937132 (1990-06-01), Gaku et al.
patent: 5055321 (1991-10-01), Enomoto et al.
patent: 5103293 (1992-04-01), Bonafino et al.
patent: 5208656 (1993-05-01), Matsuyama et al.
patent: 5509200 (1996-04-01), Frankeny et al.
patent: 5578341 (1996-11-01), Hirosawa
patent: 5652055 (1997-07-01), King et al.
patent: 5662987 (1997-09-01), Mizumoto et al.
patent: 5744758 (1998-04-01), Takenouchi et al.
patent: 5827604 (1998-10-01), Uno et al.
patent: 5956843 (1999-09-01), Mizumoto et al.
patent: 6098282 (2000-08-01), Frankeny et al.
patent: 6127633 (2000-10-01), Kinoshita
patent: 6294744 (2001-09-01), Kinoshita
patent: 0321977 (1989-06-01), None
patent: 0490211 (1992-06-01), None
patent: 0727926 (1996-08-01), None
patent: 0743812 (1996-11-01), None
patent: 49-93863 (1974-09-01), None
patent: 56-122194 (1981-09-01), None
patent: 62283694 (1987-12-01), None
patent: 2188992 (1990-07-01), None
patent: 3-3298 (1991-01-01), None
patent: 5-90761 (1993-04-01), None
patent: 6-69648 (1994-03-01), None
patent: 6260766 (1994-09-01), None
patent: 6-260766 (1994-09-01), None
patent: 7-34048 (1995-02-01), None
patent: 7-79078 (1995-03-01), None
patent: 7-235768 (1995-09-01), None
patent: 7245484 (1995-09-01), None
patent: 8-18239 (1996-01-01), None
patent: 9-83138 (1997-03-01), None
patent: 9-214141 (1997-08-01), None
patent: 9-307239 (1997-11-01), None
patent: 9-312472 (1997-12-01), None
patent: 9312472 (1997-12-01), None
patent: 9-331140 (1997-12-01), None
patent: 104254 (1998-01-01), None
patent: 10-46119 (1998-02-01), None
English Language Abstract for JP Appln. No. 10-4254.
An English Language abstract of JP 9-312472.
An English Language abstract of JP 7-34048.
An English Language abstract of JP 3-3298.
An English Language abstract of JP 2-188992.
An English Language abstract of JP 7-245484.
An English Language abstract of JP 5-90761.
An English Language abstract of JP 10-46119.
An English Language abstract of JP6-260766.
An English Language abstract of JP 9-83138.
English Language Abstract of JP 7-79078.
English Language Abstract of JP 9-214141.
English Language Abstract of JP 6-69648.
English Language Abstract of JP 7-235768.
English Language Abstract of JP 9-331140.
English Language Abstract of JP 9-307239.
English Language Abstract of JP 62-283694.
Patent Abstracts of Japan, Vo. 1997, No. 07, Jul. 31, 1997.
Patent Abstracts of Japan, Vo. 1998, No. 06, Apr. 30, 1998.
Patent Abstracts of Japan, Vo.1996, No. 05, May 31, 1996.
Database WPI Section Ch, Week 198022, Derwent Publications Ltd., London, GB; AN 1980-39341c, Document XP002238554.
Database WPI Section Ch, Week 198145, Derwent Publications Ltd., London, GB; AN 1981-82484d, Document XP002238555.
Patent Abstracts of Japan, Vo. 018, No. 661, Dec. 14, 1994.
Patent Abstracts of Japan, Vo. 1998, No. 04, Mar. 31, 1998.
Asai Motoo
Shimada Ken'ichi
Shirai Seiji
Cuneo Kamand
Dinh Tuan
Greenblum & Bernstein P.L.C.
Ibiden Co. Ltd.
LandOfFree
Multilayer printed wiring board having filled-via structure does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilayer printed wiring board having filled-via structure, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer printed wiring board having filled-via structure will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3574555