Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2006-05-08
2008-12-30
Patel, Ishwar (I. B.) (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S256000
Reexamination Certificate
active
07470865
ABSTRACT:
A multilayer printed wiring board which permits the formation of fine wiring patterns, thereby increasing the density of wiring patterns. Using photosensitive glass having a coefficient of thermal expansion close to that of a copper film as a core substrate, a through hole is formed in the photosensitive glass by photolithography, a sputtering silicon oxide layer and a sputtering silicon nitride layer are formed to prevent leak of alkali metal ions from the photosensitive glass, a sputtering chromium layer, a sputtering chromium-copper layer and a sputtering copper layer are formed to enhance the adhesion strength between the copper film and the sputtering silicon oxide layer, and a copper film of 1 to 20 μm thick is formed. With resin filled into the interior of the through hole, a wiring layer is patterned by etching, an insulating layer is formed, and the surface is covered with a surface treatment layer and a cover coat.
REFERENCES:
patent: 4096626 (1978-06-01), Olsen et al.
patent: 4435718 (1984-03-01), Clark et al.
patent: 4464704 (1984-08-01), Huie et al.
patent: 4574255 (1986-03-01), Fujii et al.
patent: 4665468 (1987-05-01), Dohya
patent: 4837408 (1989-06-01), Kondo et al.
patent: 5057959 (1991-10-01), Inoue et al.
patent: 5122930 (1992-06-01), Kondo et al.
patent: 5173836 (1992-12-01), Tomase et al.
patent: 5243142 (1993-09-01), Ishikawa et al.
patent: 5266446 (1993-11-01), Change et al.
patent: 5468672 (1995-11-01), Rosvold
patent: 5488542 (1996-01-01), Ito
patent: 5685070 (1997-11-01), Alpaugh et al.
patent: 5738977 (1998-04-01), Van Der Sluis-Van Der Voort et al.
patent: 5840201 (1998-11-01), Elledge
patent: 5936843 (1999-08-01), Ohshima et al.
patent: 6066889 (2000-05-01), Jones et al.
patent: 6162365 (2000-12-01), Bhatt et al.
patent: 6181551 (2001-01-01), Herman et al.
patent: 6339197 (2002-01-01), Fushie et al.
patent: 6586829 (2003-07-01), Yaniv et al.
patent: 6605497 (2003-08-01), Yamazaki et al.
patent: 6777965 (2004-08-01), Mess
patent: 06227843 (1994-08-01), None
patent: 10093222 (1998-04-01), None
patent: 411012787 (1999-01-01), None
patent: 11087873 (1999-03-01), None
IBM Technical Disclosure Bulletin No. NA83081094.
Fushie Takashi
Kagatsume Takeshi
Matsui Shigekazu
Hoya Corporation
Patel Ishwar (I. B).
Westerman, Hattori, Daniels & Adrian , LLP.
LandOfFree
Multilayer printed wiring board and a process of producing same does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilayer printed wiring board and a process of producing same, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer printed wiring board and a process of producing same will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-4039958