Multilayer printed wiring board

Details Multilayer printed wiring board Multilayer printed wiring board

1993-05-12

1995-10-17

Picard, Leo P.

Electricity: electrical systems and devices

Housing or mounting assemblies with diverse electrical...

For electronic systems and devices

174255, 174256, 174260, 3613212, 361761, 361762, 361780, 361783, 361794, 361795, H05K 118, H05K 111

Patent

active

RE0350648

ABSTRACT:
A multilayer printed wiring board is presented for surface mounting or through hole technology, which includes one or more layers of a high capacitance flexible dielectric sheet material. The dielectric sheet is comprised of a monolayer of multilayer or single layer high dielectric constant (e.g. ceramic) chips or pellets of relatively small area and thickness which are arranged in a planar array. These high dielectric constant chips are spaced apart by a small distance. The spaces between the chips are then filled with a flexible polymer/adhesive to define a cohesive sheet with the polymer binding the array of high dielectric (e.g. ceramic) chips together. Next, the opposite planar surfaces of the array (including the polymer) are electroless plated or electroded by vacuum metal deposition, or sputtering, to define opposed metallized surfaces. The board of the present invention alleviates the need for decoupling capacitors, thus resulting in significant, space savings on the board surface.

REFERENCES:
patent: 2662957 (1953-12-01), Eisler
patent: 3034930 (1962-05-01), Foudriat
patent: 3142047 (1964-07-01), Henderson
patent: 3348990 (1967-10-01), Zimmerman et al.
patent: 3436819 (1969-04-01), Lunine
patent: 3469019 (1969-09-01), Reimann
patent: 3506482 (1970-04-01), Hirohata et al.
patent: 3629730 (1971-12-01), Penzel et al.
patent: 3673092 (1972-06-01), Dietz
patent: 3742597 (1973-07-01), Davis
patent: 3932932 (1976-01-01), Goodman
patent: 4187339 (1980-02-01), Cayrol
patent: 4211603 (1980-07-01), Reed
patent: 4301192 (1981-11-01), Plichta
patent: 4349862 (1982-09-01), Bajorek et al.
patent: 4372046 (1983-02-01), Suzuki
patent: 4387137 (1983-06-01), Rice
patent: 4388136 (1983-06-01), Huie et al.
patent: 4389278 (1983-06-01), Kai
patent: 4417393 (1983-11-01), Becker
patent: 4486738 (1984-12-01), Sadlo et al.
patent: 4490429 (1984-12-01), Tosaki et al.
patent: 4522888 (1985-06-01), Eichsberger et al.
patent: 4543715 (1985-10-01), Iadarola et al.
patent: 4554229 (1985-11-01), Small, Jr.
patent: 4554732 (1985-11-01), Sadlo et al.
patent: 4558020 (1985-12-01), Itakura et al.
patent: 4567542 (1986-01-01), Shimada et al.
patent: 4584627 (1986-04-01), Schilling et al.
patent: 4586972 (1986-05-01), Yokotani et al.
patent: 4590537 (1986-05-01), Sakamoto
patent: 4605915 (1986-08-01), Marshall et al.
patent: 4616292 (1986-10-01), Sengoko et al.
patent: 4633035 (1986-12-01), McMonagle
patent: 4635358 (1987-01-01), Fritz
patent: 4636018 (1987-01-01), Stillie
patent: 4636908 (1987-01-01), Yoshihara et al.
patent: 4641425 (1987-02-01), Dubuisson et al.
patent: 4642569 (1987-02-01), Hayes et al.
patent: 4675717 (1987-06-01), Herrero et al.
patent: 4739257 (1988-04-01), Jenson et al.
patent: 4775573 (1988-10-01), Turek
patent: 4882455 (1989-11-01), Sato et al.
patent: 4882651 (1989-11-01), Maher
patent: 4908258 (1990-03-01), Hernandez
patent: 4987108 (1991-01-01), Takagi et al.
patent: 5079069 (1992-01-01), Howard et al.
patent: 5162977 (1992-11-01), Paurus et al.
patent: 5172304 (1992-12-01), Ozawa et al.
IBM Disclosure Bul. "Packaging Of Integrated Circuits" by McIntosh et al. vol. 15 No. 6 Nov. 1972 pp. 1977-1980.
IBM Disclosure Bul. "Internal Capacitors and Resistors for Multilayer Ceramic Modules" by Lussow vol. 20 No. 9 Feb. 1978 pp. 3436-3437.
IBM Disclosure Bul. "Stress Avoidanc in Cofired Two Material Ceramics" by Brownlow vol. 22 No. 9 Feb. 1980 pp. 4256 and 4257.
IBM Disclosure Bul. "Low Capacitive Via Path Through High Dielectric Constant Material" by Narken et al. vol. 22 No. 12 May 1980 pp. 5330-5331.
Electron Design Report (ISSCC Review Communication) Feb. 14, 1991.
Electronics "Trying to Keep up with Fast-Moving Chips" Oct. 15, 1987.
Electronics Design Report "ISSCC Review Communications" Feb. 14, 1991.
Electronics Products "PC-board Capacitance Without a Capacitor" by Spencer Chin Nov. 1992.
E.P. Search Report.
English Translation of pp. 15-23 from Swiss Pat 297158.

Affiliated with

Also associated with

Rating

Multilayer printed wiring board does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilayer printed wiring board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer printed wiring board will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-588384