Multilayer printed circuit board and method of producing the sam

Stock material or miscellaneous articles – Structurally defined web or sheet – Discontinuous or differential coating – impregnation or bond

Patent

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

428131, 428418, 428458, 428901, 106 123, 106 126, 106 127, 427305, 427437, 4274431, 522100, 523428, 525406, 525407, 525396, H05K 346, H05K 338

Patent

active

058276041

DESCRIPTION:

BRIEF SUMMARY
TECHNICAL FIELD

This invention relates to a multilayer printed circuit board and a method of producing the same.


BACKGROUND ART

Heretofore, a build-up multilayer printed circuit board interposing an interlaminar insulating layer between an outer layer copper pattern and an inner layer copper pattern has been produced, for example, through the following processes 1-9. That is, it is a series of the processes comprising; adhesive for the electroless plating, interlaminar insulating layer, oxidizing agent or the like, treatment (removal of cutting resin dust in the hole through a chemical treatment), electroless copper plating.
On the other hand, in the production process of this type of-the multilayer printed circuit board, the uneven layer is formed on the surface of the inner layer (underlayer) copper pattern, for example, by carrying out copper-nickel-phosphorus plating treatment or the like prior to the above step 2 for improving the adhesion property between the inner layer copper pattern and the interlaminar insulating layer.
In the above production process, however, a part of the surface layer of the inner layer (underlayer) copper pattern is rendered into an exposed state outward from the interlaminar insulating layer by forming the opening for the formation of viahole or the hole for the formation of through-hole. As a result, the exposed surface portion of the inner layer copper pattern is directly exposed to a roughening solution of an adhesive layer for electroless plating such as phosphoric acid, chromic acid or the like, or a soft etching solution such as sodium persulfate or the like at the subsequent step. In this case, there are caused drawbacks that the inner layer copper pattern is discolored around the viahole, and that the surface portion of the inner layer copper pattern is dissolved (so-called hallow phenomenon is caused), and the like. As a result, there is a problem of damaging the appearance of the resulting multilayer printed circuit board.
Furthermore, when the dissolution of the surface portion (uneven layer) is promoted to dissolve the inner layer (underlayer) copper pattern itself, not only the appearance but also the adhesion property between the interlaminar insulating layer and the inner layer copper pattern and plate followed property plate connection are degraded (see microphotographs shown in FIGS. 7(a)-(c)). As a result, there is caused a problem that the reliability of the multilayer printed circuit board is damaged.
As the technique for preventing the dissolution corrosion of the copper pattern, there have hitherto been proposed 1 a technique of forming an electric plated layer of copper, cobalt or nickel and then subjecting to a rust-preventive treatment in JP-A-2-292894, and 2 a rust-preventive technique of forming a roughened surface provided with a thermal deterioration preventive layer with a copper plating bath containing at least one metal selected from zinc, tin and cobalt and then subjecting this surface to a chromate treatment in JP-A-3-283389.
As a technique of forming the uneven layer (roughened layer) on the copper pattern, there has hitherto been proposed 3 a technique wherein a homogeneously roughened electroless copper plated film is formed through an alloy plating of copper, nickel and phosphorus to improve an adhesion property to a prepreg in JP-A-4-116176.
In the technique described in JP-A-2-292894, the chromium oxide is used as a rust-preventive material and is not electrically conductive, so that it is impossible to apply to the via-hole as defined in the invention.
When the technique described in JP-A-3-283389 is applied to an additive type circuit board, chromium is rapidly dissolved in the roughening solution of the adhesive for electroless plating such as hydrochloric acid or sulfuric acid, so that this technique can not be applied to the board.
The technique described in JP-A-4-116176 is not a technique for preventing the dissolution corrosion of the copper pattern.
It is, therefore, an object of the invention to solve the aforementioned

REFERENCES:
patent: 2929742 (1960-03-01), Minjer et al.
patent: 3046159 (1962-07-01), Brookshire
patent: 3547784 (1970-12-01), Bernhardt et al.
patent: 3832168 (1974-08-01), Gulla
patent: 4167416 (1979-09-01), Zolla
patent: 4265943 (1981-05-01), Goldstein et al.
patent: 4397812 (1983-08-01), Mallory et al.
patent: 4482596 (1984-11-01), Gulla et al.
patent: 4752499 (1988-06-01), Enomoto
patent: 4777078 (1988-10-01), Miyabayashi
patent: 4913768 (1990-04-01), Wolf et al.
patent: 5021472 (1991-06-01), Enomoto
patent: 5055321 (1991-10-01), Enomoto et al.
patent: 5344893 (1994-09-01), Asai et al.
patent: 5447996 (1995-09-01), Asai et al.
patent: 5517758 (1996-05-01), Nakamura
patent: 5523174 (1996-06-01), Tamaki
English Language Abstract of Japanese Application No. 2-29284.
English language Abstract of Japan Application No. 3-283389.
Patent Abstracts of Japan, vol. 15, No. 90 (E-1040) Mar. 1991.
Copy of the International Search Report in English and Japanese.
English Language Abstract of JP 6-283860.
English Language Abstract of JP 2-241087.
English Language Abstract of JP 6-275950.
English Language Abstract of JP 5-335744.
English Language Abstract of JP 4-314397.
English Language Abstract of JP 4-284690.
English Language Abstract of JP 64-13794.
English Language Abstract of JP 61-266241.
English Language Abstract of JP 2-277292.
English Language Abstract of JP 4-40270.
English Language Abstract of JP 4-354897.
English Language Abstract of JP 4-45279.
International Search Report.
Blank copies of the PTO 1449 Form submitted with the Oct. 30, 1996 disclosure statement.

LandOfFree

Say what you really think

Search LandOfFree.com for the USA inventors and patents. Rate them and share your experience with other people.

Rating

Multilayer printed circuit board and method of producing the sam does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multilayer printed circuit board and method of producing the sam, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer printed circuit board and method of producing the sam will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFUS-PAI-O-1612438

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.