Electricity: conductors and insulators – Conduits – cables or conductors – Preformed panel circuit arrangement
Reexamination Certificate
2006-08-01
2006-08-01
Cuneo, Kamand (Department: 2841)
Electricity: conductors and insulators
Conduits, cables or conductors
Preformed panel circuit arrangement
C174S261000
Reexamination Certificate
active
07084355
ABSTRACT:
A multilayer printed circuit board is provided in which microcracks or metallic migration is mitigated when a Resin Fill Plated Through Hole (RFP) is arranged near the edge thereof. The multilayer printed circuit board includes an inner layer having an RFP, outer layers, RFP lands, and conductor layers. The conductor layers are positioned over the RFP lands and the outer edges of the conductor layers extends outward further than the outer edges of the RFP lands. When the multilayer printed circuit board is heated, a stress is generated in and near the RFP. The conductor layers positioned so as to cover the RFP lands, exert a reaction against the stress to suppress generation of microcracks in the multilayer printed circuit board and thereby mitigate metallic migration in the board.
REFERENCES:
patent: 374831 (1887-12-01), Harrington
patent: 440713 (1890-11-01), Krohn et al.
patent: 1695170 (1928-12-01), Burdick
patent: 1998327 (1935-04-01), McGuire
patent: 2164330 (1939-07-01), Katz et al.
patent: 2381568 (1945-08-01), Booharin
patent: 2432946 (1947-12-01), Theunissen
patent: 2848994 (1958-08-01), Aguado
patent: 2931356 (1960-04-01), Schwarz
patent: 2985169 (1961-05-01), Elling
patent: 4470412 (1984-09-01), Nowacki et al.
patent: 4809692 (1989-03-01), Nowacki et al.
patent: 4832015 (1989-05-01), Nowacki et al.
patent: 4927983 (1990-05-01), Jones et al.
patent: 5012803 (1991-05-01), Foley et al.
patent: 5097593 (1992-03-01), Jones et al.
patent: 5109839 (1992-05-01), Blasdell et al.
patent: 5450290 (1995-09-01), Boyko et al.
patent: 6392164 (2002-05-01), Iwaki et al.
patent: 6492008 (2002-12-01), Amagi et al.
patent: 2002/0100610 (2002-08-01), Yasuda et al.
patent: 2002/0157860 (2002-10-01), Umemura
patent: 62-6357 (1987-01-01), None
patent: 8-8538 (1996-01-01), None
patent: 10-341077 (1998-12-01), None
patent: 2000-151103 (2000-05-01), None
patent: 2000-1888478 (2000-07-01), None
patent: 2000-216551 (2000-08-01), None
Kosaka Yoshiyuki
Sugisawa Kazuyasu
Yamanaka Kimihiro
Adour, Esq. David L.
Cuneo Kamand
International Business Machines - Corporation
Scully Scott Murphy & Presser
Semenenko Yuriy
LandOfFree
Multilayer printed circuit board does not yet have a rating. At this time, there are no reviews or comments for this patent.
If you have personal experience with Multilayer printed circuit board, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multilayer printed circuit board will most certainly appreciate the feedback.
Profile ID: LFUS-PAI-O-3713460