Multifrequency signal receiver timing circuit

Details Multifrequency signal receiver timing circuit Multifrequency signal receiver timing circuit

1974-09-12

1976-02-03

Pitts, Harold I.

Communications: electrical

Digital comparator systems

340168R, 340168CC, 340171PF, H04Q 500

Patent

active

039368017

ABSTRACT:
A digital timing circuit comprising integrated circuits is presented for multifrequency signal receivers in which a first counter is pulsed by a clock to generate predetermined timing intervals under the control of a second counter. The second counter sequentially recycles the first counter to make multiple use of the stages therein to provide various timing intervals, each associated with a timing function, e.g., initial state and signal persistence timing, fixed duration output pulse, signal check and delayed steering release. Multiple use of the first counter by the second counter provides efficient use of the first counter and reduces size and cost of the circuit.

REFERENCES:
patent: 3281790 (1966-10-01), Roscoe
patent: 3718918 (1973-02-01), Fothergill
patent: 3818358 (1974-06-01), Russel

Affiliated with

Also associated with

Rating

Multifrequency signal receiver timing circuit does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multifrequency signal receiver timing circuit, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multifrequency signal receiver timing circuit will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2125284