Multichip semiconductor structures with consolidated circuitry a

Details Multichip semiconductor structures with consolidated circuitry a Multichip semiconductor structures with consolidated circuitry a

1997-01-02

1998-03-24

Gaffin, Jeffrey A.

Electricity: electrical systems and devices

Safety and protection of systems and devices

Transient responsive

361 91, H02H 322

Patent

active

057319456

ABSTRACT:
Multichip semiconductor structures with consolidated circuitry are disclosed, along with programmable electrostatic discharge (ESD) protection circuits for chip input/output (I/O) nodes. The multichip structures include a first semiconductor chip having a first circuit at least partially providing a first predetermined circuit function, and a second semiconductor chip electrically and mechanically coupled to the first semiconductor chip. The second semiconductor device chip has a second circuit that at least partially provides a circuit function to the first circuit of the first semiconductor chip. In one embodiment, the first semiconductor chip comprises a memory array chip, while the second semiconductor chip comprises a logic chip wherein at least some peripheral circuitry necessary for accessing the memory array of the memory array chip resides within the logic chip. This allows the removal of redundant circuitry from identical chips of a multichip structure. Also disclosed is removing, adding or balancing ESD circuit loading on input/output nodes of a multichip stack. Various techniques are presented for selective removal of ESD circuitry from commonly connected I/O nodes. Any circuitry interfacing with an external device may be rebalanced at the multichip level using this concept.

REFERENCES:
patent: 4139935 (1979-02-01), Bertin et al.
patent: 4198696 (1980-04-01), Bertin et al.
patent: 4456800 (1984-06-01), Holland
patent: 4608592 (1986-08-01), Miyamoto
patent: 4677520 (1987-06-01), Price
patent: 4727410 (1988-02-01), Higgins, III
patent: 4894706 (1990-01-01), Sato et al.
patent: 4937471 (1990-06-01), Park et al.
patent: 5012924 (1991-05-01), Murphy
patent: 5218506 (1993-06-01), Harris
patent: 5270261 (1993-12-01), Bertin et al.
patent: 5341267 (1994-08-01), Whitten et al.
patent: 5359211 (1994-10-01), Croft
patent: 5477082 (1995-12-01), Buckley, III et al.
"Partitioning Function and Packaging of Integrated Circuits for Physical Security of Data", IBM Technical Bulletin, vol. 32 No. 1 (Jun. 1989).
"A Chip-on-Chip DSP/SRAM Multichip Module" K.L. Tai et al., 1995 International Conf. on Multipchip Module (SPIE vol. 2575), pp. 466-471, (1995).
"Active Silicon Chip Carrier", D.J. Bodendorf et al., IBM Technical Disclosure Bulletin, vol. 15 No. 2, (Jul. 1972).
"A GaAs on Si PLL Frequency Synthesizer IC using Chip on Chip Technology", S. Sekine et al., IEEE 1994 Custom Integrated Circuits Conference (Cat. No. 94CH3427-2), pp. 563-565, (1994).

Affiliated with

Also associated with

Rating

Multichip semiconductor structures with consolidated circuitry a does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multichip semiconductor structures with consolidated circuitry a, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multichip semiconductor structures with consolidated circuitry a will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-2293972