Multichip rendering with state control

Details Multichip rendering with state control Multichip rendering with state control

2005-10-31

2009-12-08

Wang, Jin-Cheng (Department: 2628)

Computer graphics processing and selective visual display system

Computer graphic processing system

Plural graphics processors

C345S505000, C345S506000, C345S519000, C345S520000, C345S522000

Reexamination Certificate

active

07629978

ABSTRACT:
Circuits, methods, and apparatus that provide multiple graphics processor systems where specific graphics processors can be instructed to not perform certain rendering operations while continuing to receive state updates, where the state updates are included in the rendering commands for these rendering operations. One embodiment provides commands instructing a graphics processor to start or stop rendering geometries. These commands can be directed to one or more specific processors by use of a set-subsystem device mask.

REFERENCES:
patent: 4967392 (1990-10-01), Werner et al.
patent: 5293480 (1994-03-01), Miller et al.
patent: 5450550 (1995-09-01), Ito et al.
patent: 5790130 (1998-08-01), Gannett
patent: 5841444 (1998-11-01), Mun et al.
patent: 6023281 (2000-02-01), Grigor et al.
patent: 6078339 (2000-06-01), Meinerth et al.
patent: 6191800 (2001-02-01), Arenburg et al.
patent: 6259461 (2001-07-01), Brown
patent: 6266072 (2001-07-01), Koga et al.
patent: 6317133 (2001-11-01), Root et al.
patent: 6362818 (2002-03-01), Gardiner et al.
patent: 6445391 (2002-09-01), Sowizral et al.
patent: 6469746 (2002-10-01), Maida
patent: 6473086 (2002-10-01), Morein et al.
patent: 6570571 (2003-05-01), Morozumi
patent: 6724390 (2004-04-01), Dragony et al.
patent: 6747654 (2004-06-01), Laksono et al.
patent: 6781590 (2004-08-01), Katsura et al.
patent: 6791553 (2004-09-01), Lefebvre et al.
patent: 6882346 (2005-04-01), Lefebvre et al.
patent: 7456833 (2005-06-01), Diard
patent: 6952217 (2005-10-01), Diard et al.
patent: 6956579 (2005-10-01), Diard et al.
patent: 7015915 (2006-03-01), Diard
patent: 7075541 (2006-07-01), Diard
patent: 7095416 (2006-08-01), Johns et al.
patent: 7333114 (2008-02-01), Andrews et al.
patent: 7522167 (2009-04-01), Diard et al.
patent: 2003/0128216 (2003-07-01), Walls et al.
patent: 2004/0008200 (2004-01-01), Naegle et al.
patent: 2004/0075623 (2004-04-01), Hartman
patent: 2005/0012749 (2005-01-01), Gonzalez
patent: 2005/0088445 (2005-04-01), Gonzalez
patent: 2005/0190190 (2005-09-01), Diard et al.
patent: 2006/0055701 (2006-03-01), Taylor et al.
patent: 2006/0267993 (2006-11-01), Hunkins et al.
patent: 0571969 (1993-01-01), None
Molnar, Steven et al.; “PixelFlow: High-Speed Rendering Using Image Composition”; 1992,Computer Graphics, vol. 26, No. 2, pp. 231-240.
Whitman, Scott; “Dynamic Load Balancing for Parallel Polygon Rendering”; 1994,IEEE Computer Graphics and Applications, vol. 14, No. 4, pp. 41-48.
Computer Graphics, 26, Jul. 2, 1992 “PixelFlow: High-Speed Rendering using Image Composition”, by Steven Molnar et al. pp. 231-240.
Graphic Remedy, gDebugger Screen shots, http://www.gremedy.com/screenshots.php, Jul. 23, 2004, p. 1-4.
Justice, Brent, “Nvidia SLI Upgrade Guide”, Dec. 13, 2004, http://www.HardOCP.com, p. 1-4.

Affiliated with

Also associated with

Rating

Multichip rendering with state control does not yet have a rating. At this time, there are no reviews or comments for this patent.

If you have personal experience with Multichip rendering with state control, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multichip rendering with state control will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFUS-PAI-O-4083872